summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/tigerlake/fsp_params.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-07-16 11:26:30 +0530
committerSubrata Banik <subrata.banik@intel.com>2021-07-17 09:50:32 +0000
commitaec071661ca5badae73119d5c9e7201d326bc274 (patch)
tree47029badf2387e61ccd9d91ca262df1cbc5d712c /src/soc/intel/tigerlake/fsp_params.c
parent87685c58576474bfeafd5935a34e1b0fceff4e5e (diff)
downloadcoreboot-aec071661ca5badae73119d5c9e7201d326bc274.tar.gz
coreboot-aec071661ca5badae73119d5c9e7201d326bc274.tar.bz2
coreboot-aec071661ca5badae73119d5c9e7201d326bc274.zip
soc/intel/tigerlake: Make use of `cpu/intel/cpu_ids.h'
Remove inclusion of mp_init.h for getting CPUIDs and use dedicated cpu_ids.h file in SoC directory. Change-Id: I773114a703d62bf469aa74b128c697cc0924cc3d Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56369 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/tigerlake/fsp_params.c')
-rw-r--r--src/soc/intel/tigerlake/fsp_params.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/tigerlake/fsp_params.c b/src/soc/intel/tigerlake/fsp_params.c
index afbd747da670..d8f92ae28e9d 100644
--- a/src/soc/intel/tigerlake/fsp_params.c
+++ b/src/soc/intel/tigerlake/fsp_params.c
@@ -4,6 +4,7 @@
#include <console/console.h>
#include <device/device.h>
#include <arch/pci_io_cfg.h>
+#include <cpu/intel/cpu_ids.h>
#include <device/pci_ops.h>
#include <device/pci.h>
#include <device/pci_ids.h>
@@ -13,7 +14,6 @@
#include <intelblocks/cse.h>
#include <intelblocks/irq.h>
#include <intelblocks/lpss.h>
-#include <intelblocks/mp_init.h>
#include <intelblocks/pmclib.h>
#include <intelblocks/tcss.h>
#include <intelblocks/xdci.h>