diff options
| author | Maulik V Vaghela <maulik.v.vaghela@intel.com> | 2019-11-27 11:49:39 +0530 |
|---|---|---|
| committer | Subrata Banik <subrata.banik@intel.com> | 2020-01-13 03:39:59 +0000 |
| commit | 50ee91c17c386b47e8d3c02bbdcc9e1324c9a72f (patch) | |
| tree | 868f81d2bb8140ead3dc9a7e3d33e899f1ba2970 /src/soc/intel/tigerlake/romstage/Makefile.inc | |
| parent | 58ecefb181b0f1fb5e4a9fde974b7b9c0ad100e0 (diff) | |
| download | coreboot-50ee91c17c386b47e8d3c02bbdcc9e1324c9a72f.tar.gz coreboot-50ee91c17c386b47e8d3c02bbdcc9e1324c9a72f.tar.bz2 coreboot-50ee91c17c386b47e8d3c02bbdcc9e1324c9a72f.zip | |
soc/intel/tigerlake: Select correct fsp_param as per SoC Kconfig
New Kconfig for Jasperlake soc was created and fsp_param for Jasperlake
has differences compared to Tigerlake. Thus renaming fsp_params.c to
fsp_params_tgl.c to point out correct file as per soc selected.
Also adding new file for fsp_param_jsl for Jasperlake SoC and currently
its the copy of fsp_param_tgl.
TODO: update files with correct fsp_params
Change-Id: I12815ae28a1eb4c64afda0a85b5c14fc0da3e4b1
Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/37267
Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake/romstage/Makefile.inc')
| -rw-r--r-- | src/soc/intel/tigerlake/romstage/Makefile.inc | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/soc/intel/tigerlake/romstage/Makefile.inc b/src/soc/intel/tigerlake/romstage/Makefile.inc index 8d151e38717c..2bf9812c08d7 100644 --- a/src/soc/intel/tigerlake/romstage/Makefile.inc +++ b/src/soc/intel/tigerlake/romstage/Makefile.inc @@ -13,7 +13,8 @@ # GNU General Public License for more details. # -romstage-y += fsp_params.c +romstage-$(CONFIG_SOC_INTEL_TIGERLAKE) += fsp_params_tgl.c +romstage-$(CONFIG_SOC_INTEL_JASPERLAKE) += fsp_params_jsl.c romstage-y += ../../../../cpu/intel/car/romstage.c romstage-y += romstage.c romstage-y += pch.c |