summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/tigerlake
diff options
context:
space:
mode:
authorMartin Roth <martin@coreboot.org>2021-10-01 14:53:22 -0600
committerMartin Roth <martinroth@google.com>2021-10-05 18:07:08 +0000
commit26f97f9532933da3c1d72a7918c8a24457bbc1c0 (patch)
tree8c25279e58ef541fae197ec193f5642a9b21b2d4 /src/soc/intel/tigerlake
parent50863daef8ed75c0cb3dfd375e7622c898de5821 (diff)
downloadcoreboot-26f97f9532933da3c1d72a7918c8a24457bbc1c0.tar.gz
coreboot-26f97f9532933da3c1d72a7918c8a24457bbc1c0.tar.bz2
coreboot-26f97f9532933da3c1d72a7918c8a24457bbc1c0.zip
src/soc to src/superio: Fix spelling errors
These issues were found and fixed by codespell, a useful tool for finding spelling errors. Signed-off-by: Martin Roth <martin@coreboot.org> Change-Id: Ieafbc93e49fcef198ac6e31fc8a3b708c395e08e Reviewed-on: https://review.coreboot.org/c/coreboot/+/58082 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/tigerlake')
-rw-r--r--src/soc/intel/tigerlake/acpi/tcss.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/tigerlake/acpi/tcss.asl b/src/soc/intel/tigerlake/acpi/tcss.asl
index 98938339bf56..2a71b31cae97 100644
--- a/src/soc/intel/tigerlake/acpi/tcss.asl
+++ b/src/soc/intel/tigerlake/acpi/tcss.asl
@@ -511,7 +511,7 @@ Scope (\_SB.PCI0)
TACK, 1, /* [16:16] IOM Acknowledge bit */
DPOF, 1, /* [17:17] Set 1 to indicate IOM, all the */
/* display is OFF, clear otherwise */
- Offset(0x70), /* Pyhsical addr is offset 0x70. */
+ Offset(0x70), /* Physical addr is offset 0x70. */
IMCD, 32, /* R_SA_IOM_BIOS_MAIL_BOX_CMD */
IMDA, 32 /* R_SA_IOM_BIOS_MAIL_BOX_DATA */
}