summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/tigerlake
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-04-22 19:48:40 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-04-27 12:37:43 +0000
commit2b594816eaa4629e549fcd2ca06f4395806ec78b (patch)
tree28c7465dd00156d9f86055122df27311853bc9a1 /src/soc/intel/tigerlake
parent0231ab17616ff519ef52b5b323fc1ce6efc79f61 (diff)
downloadcoreboot-2b594816eaa4629e549fcd2ca06f4395806ec78b.tar.gz
coreboot-2b594816eaa4629e549fcd2ca06f4395806ec78b.tar.bz2
coreboot-2b594816eaa4629e549fcd2ca06f4395806ec78b.zip
soc/intel/cmn/lockdown: Perform SA lockdown configuration
`sa_lockdown_cfg` function ensures locking the PAM register hence, skip dedicated calling into `sa_lock_pam()` from the SoC `finalize.c` file. Dropped sa_lock_pam() call from ADL/CNL/EHL/JSL and TGL. Additionally, this patch enforces SA lockdown configuration for SKL and ICL as well. BUG=b:211954778 TEST=Able to build google/brya with these changes. > localhost ~ # lspci -xxx | less 00:00.0 Host bridge: Device 8086:4601 (rev 04) Bit 0 for all PAM registers a.k.a, PAMx_0_0_0_PCI.LOCK bit is set (meaning locked). Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: Ibd464d2507393ed0c746eb1fbd10e36092ed5599 Reviewed-on: https://review.coreboot.org/c/coreboot/+/63518 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/soc/intel/tigerlake')
-rw-r--r--src/soc/intel/tigerlake/finalize.c8
1 files changed, 0 insertions, 8 deletions
diff --git a/src/soc/intel/tigerlake/finalize.c b/src/soc/intel/tigerlake/finalize.c
index 106727825100..283efb50df4f 100644
--- a/src/soc/intel/tigerlake/finalize.c
+++ b/src/soc/intel/tigerlake/finalize.c
@@ -18,7 +18,6 @@
#include <intelblocks/pmclib.h>
#include <intelblocks/systemagent.h>
#include <intelblocks/tco.h>
-#include <intelpch/lockdown.h>
#include <soc/p2sb.h>
#include <soc/pci_devs.h>
#include <soc/pcr_ids.h>
@@ -51,12 +50,6 @@ static void tbt_finalize(void)
}
}
-static void sa_finalize(void)
-{
- if (get_lockdown_config() == CHIPSET_LOCKDOWN_COREBOOT)
- sa_lock_pam();
-}
-
static void soc_finalize(void *unused)
{
printk(BIOS_DEBUG, "Finalizing chipset.\n");
@@ -64,7 +57,6 @@ static void soc_finalize(void *unused)
pch_finalize();
apm_control(APM_CNT_FINALIZE);
tbt_finalize();
- sa_finalize();
if (CONFIG(DISABLE_HECI1_AT_PRE_BOOT))
heci1_disable();