diff options
| author | Marc Jones <marcjones@sysproconsulting.com> | 2020-09-28 16:53:19 -0600 |
|---|---|---|
| committer | Marc Jones <marc@marcjonesconsulting.com> | 2020-10-15 15:55:25 +0000 |
| commit | e1db55b43ea2e450a215efad1228498493dd6086 (patch) | |
| tree | da2ee9c0e75c6e561e261e4380a98ff74ab57f7d /src/soc/intel/xeon_sp/skx/include | |
| parent | 42f795904c550215fc53706155ceb82f1f720117 (diff) | |
| download | coreboot-e1db55b43ea2e450a215efad1228498493dd6086.tar.gz coreboot-e1db55b43ea2e450a215efad1228498493dd6086.tar.bz2 coreboot-e1db55b43ea2e450a215efad1228498493dd6086.zip | |
soc/intel/xeon_sp: Add get_system_memory_map()
Prepare for common ACPI. Add get_system_memory_map() helper
function to soc_util.c and use it in the SRAT ACPI code
to match the cpx code.
Change-Id: I54675b52aaf2999d884b3c20ccb143fbbf8b138a
Signed-off-by: Marc Jones <marcjones@sysproconsulting.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45847
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Jay Talbott <JayTalbott@sysproconsulting.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/xeon_sp/skx/include')
| -rw-r--r-- | src/soc/intel/xeon_sp/skx/include/soc/soc_util.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h b/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h index c7f7383731fb..0eac8368e0a9 100644 --- a/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h +++ b/src/soc/intel/xeon_sp/skx/include/soc/soc_util.h @@ -30,6 +30,7 @@ void get_core_thread_bits(uint32_t *core_bits, uint32_t *thread_bits); void get_cpu_info_from_apicid(uint32_t apicid, uint32_t core_bits, uint32_t thread_bits, uint8_t *package, uint8_t *core, uint8_t *thread); +const struct SystemMemoryMapHob *get_system_memory_map(void); void xeonsp_init_cpu_config(void); void set_bios_init_completion(void); void config_reset_cpl3_csrs(void); |