summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-11-03 10:56:45 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-11-04 19:17:49 +0000
commit8c740b08a373163cda73973b63ae70685458d56b (patch)
tree34827e1dbedf6100d4c949d6eef998eaf6424f2a /src/soc/intel
parent9948c521a63148e49d850d2ac760f245007908a3 (diff)
downloadcoreboot-8c740b08a373163cda73973b63ae70685458d56b.tar.gz
coreboot-8c740b08a373163cda73973b63ae70685458d56b.tar.bz2
coreboot-8c740b08a373163cda73973b63ae70685458d56b.zip
lib/coreboot_table: Rename lb_fill_pcie
By convention 'fill_lb_xxx' is used. Change-Id: I046016b3898308bb56b4ad6a5834ab942fdd50f2 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69183 Reviewed-by: Hung-Te Lin <hungte@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions