summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/common/include/soc/mmu_operations.h
diff options
context:
space:
mode:
authorTristan Shieh <tristan.shieh@mediatek.com>2018-08-09 15:14:15 +0800
committerPatrick Georgi <pgeorgi@google.com>2018-08-13 12:22:52 +0000
commit1efe2578c00e18cfc409f2ecfd95118f95a0d69c (patch)
tree1f995ea7195900ea601a2eab78895cbfce85d5b5 /src/soc/mediatek/common/include/soc/mmu_operations.h
parent4cb8ac234bc92e6b126c869948593409702d9607 (diff)
downloadcoreboot-1efe2578c00e18cfc409f2ecfd95118f95a0d69c.tar.gz
coreboot-1efe2578c00e18cfc409f2ecfd95118f95a0d69c.tar.bz2
coreboot-1efe2578c00e18cfc409f2ecfd95118f95a0d69c.zip
mediatek: Map SRAM as secure and cached memory
This patch changes the mapping of SRAM from non-secure to secure. Without this patch, mmu_config_range() can not work when MMU is enabled. The new config is still in non-secure cache since TTB section is allocated in SRAM which is mapped as non-secure. BUG=b:80501386 TEST=Boots correctly on Kukui and Elm Change-Id: Ia5b8716cfcca64d1d716a177225ea2f7ac2920a6 Signed-off-by: Tristan Shieh <tristan.shieh@mediatek.com> Reviewed-on: https://review.coreboot.org/27974 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/mediatek/common/include/soc/mmu_operations.h')
-rw-r--r--src/soc/mediatek/common/include/soc/mmu_operations.h9
1 files changed, 5 insertions, 4 deletions
diff --git a/src/soc/mediatek/common/include/soc/mmu_operations.h b/src/soc/mediatek/common/include/soc/mmu_operations.h
index b08169045117..79c3ea022be7 100644
--- a/src/soc/mediatek/common/include/soc/mmu_operations.h
+++ b/src/soc/mediatek/common/include/soc/mmu_operations.h
@@ -19,10 +19,11 @@
#include <arch/mmu.h>
enum {
- DEV_MEM = MA_DEV | MA_S | MA_RW,
- CACHED_MEM = MA_MEM | MA_NS | MA_RW,
- SECURE_MEM = MA_MEM | MA_S | MA_RW,
- UNCACHED_MEM = MA_MEM | MA_NS | MA_RW | MA_MEM_NC,
+ DEV_MEM = MA_DEV | MA_S | MA_RW,
+ SECURE_CACHED_MEM = MA_MEM | MA_S | MA_RW,
+ SECURE_UNCACHED_MEM = MA_MEM | MA_S | MA_RW | MA_MEM_NC,
+ NONSECURE_CACHED_MEM = MA_MEM | MA_NS | MA_RW,
+ NONSECURE_UNCACHED_MEM = MA_MEM | MA_NS | MA_RW | MA_MEM_NC,
};
extern unsigned char _sram_l2c[];