summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/common/memory.c
diff options
context:
space:
mode:
authorYu-Ping Wu <yupingso@chromium.org>2021-04-12 11:03:57 +0800
committerHung-Te Lin <hungte@chromium.org>2021-04-14 00:55:57 +0000
commitc074f61d8fb0fbad1ec7a19e32cb7d1524ad97f0 (patch)
treeb3f34100a6cc1f5e5122eb6a447697735d0d65d2 /src/soc/mediatek/common/memory.c
parent97b9d9ef246b29043cb3b6da25ae09cbc4863815 (diff)
downloadcoreboot-c074f61d8fb0fbad1ec7a19e32cb7d1524ad97f0.tar.gz
coreboot-c074f61d8fb0fbad1ec7a19e32cb7d1524ad97f0.tar.bz2
coreboot-c074f61d8fb0fbad1ec7a19e32cb7d1524ad97f0.zip
soc/mediatek: Include sdram_info in ddr_base_info
Sync dramc_param.h with private repo mtk-dramk (CL:*3751861). BUG=none TEST=emerge-asurada coreboot TEST=Hayato boots with fast calibration BRANCH=asurada Change-Id: I79541f66ce68a75147c22b83a456e6268ca1485e Signed-off-by: Yu-Ping Wu <yupingso@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52257 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/soc/mediatek/common/memory.c')
-rw-r--r--src/soc/mediatek/common/memory.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/mediatek/common/memory.c b/src/soc/mediatek/common/memory.c
index 016863503aa1..e1641d82f94e 100644
--- a/src/soc/mediatek/common/memory.c
+++ b/src/soc/mediatek/common/memory.c
@@ -156,12 +156,12 @@ static void mem_init_set_default_config(struct dramc_param *dparam,
type = dram_info->ddr_type;
geometry = dram_info->ddr_geometry;
- dparam->dramc_datas.ddr_info.ddr_type = type;
+ dparam->dramc_datas.ddr_info.sdram.ddr_type = type;
if (CONFIG(MEDIATEK_DRAM_DVFS))
dparam->dramc_datas.ddr_info.config_dvfs = DRAMC_ENABLE_DVFS;
- dparam->dramc_datas.ddr_info.ddr_geometry = geometry;
+ dparam->dramc_datas.ddr_info.sdram.ddr_geometry = geometry;
printk(BIOS_INFO, "DRAM-K: ddr_type: %s, config_dvfs: %d, ddr_geometry: %s\n",
get_dram_type_str(type),