summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/mt8173/Kconfig
diff options
context:
space:
mode:
authorYidi Lin <yidi.lin@mediatek.com>2015-07-31 17:10:40 +0800
committerPatrick Georgi <pgeorgi@google.com>2015-12-03 14:17:08 +0100
commit3d7b6069e1c8e4e2054fd4648e8089f20a1990ff (patch)
tree3b8b2518a9cbaaa24c5c9eabc82d004cc82f3dfd /src/soc/mediatek/mt8173/Kconfig
parentf82e8ab6970f0f18d81e3da61a96a955987f5362 (diff)
downloadcoreboot-3d7b6069e1c8e4e2054fd4648e8089f20a1990ff.tar.gz
coreboot-3d7b6069e1c8e4e2054fd4648e8089f20a1990ff.tar.bz2
coreboot-3d7b6069e1c8e4e2054fd4648e8089f20a1990ff.zip
mediatek/mt8173: Add a stub implementation of the MT8173 SoC
BUG=chrome-os-partner:36682 TEST=emerge-oak coreboot BRANCH=none Change-Id: I748752d5abca813a0469d3a76e4d40fcbeb9b959 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: ece2f412d94f071a6f5f1dbed4dfaea504da9e1a Original-Change-Id: I1dd5567a10d20840313703cfcd328bec591b4941 Original-Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Original-Reviewed-on: https://chromium-review.googlesource.com/292558 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/12587 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/mediatek/mt8173/Kconfig')
-rw-r--r--src/soc/mediatek/mt8173/Kconfig49
1 files changed, 49 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8173/Kconfig b/src/soc/mediatek/mt8173/Kconfig
new file mode 100644
index 000000000000..0f0b1347a85a
--- /dev/null
+++ b/src/soc/mediatek/mt8173/Kconfig
@@ -0,0 +1,49 @@
+config SOC_MEDIATEK_MT8173
+ bool
+ default n
+ select ARM64_A53_ERRATUM_843419
+ select ARCH_BOOTBLOCK_ARMV8_64
+ select ARCH_RAMSTAGE_ARMV8_64
+ select ARCH_ROMSTAGE_ARMV8_64
+ select ARCH_VERSTAGE_ARMV8_64
+ select BOOTBLOCK_CONSOLE
+ select HAVE_UART_SPECIAL
+ select SPI_ATOMIC_SEQUENCING
+ select HAVE_MONOTONIC_TIMER
+ select GENERIC_UDELAY
+ select HAS_PRECBMEM_TIMESTAMP_REGION
+
+if SOC_MEDIATEK_MT8173
+
+config DEBUG_SOC_DRIVER
+ bool "The top level switch for soc driver debug message"
+ default n
+ select DEBUG_DRAM
+ select DEBUG_I2C
+ select DEBUG_PMIC
+ select DEBUG_PMIC_WRAP
+
+config DEBUG_DRAM
+ bool "Output verbose DRAM related debug message"
+ default n
+ help
+ This option enables additional DRAM related debug messages.
+
+config DEBUG_I2C
+ bool "Output verbose I2C related debug message"
+ default n
+ help
+ This option enables I2C related debug message.
+
+config DEBUG_PMIC
+ bool "Output verbose PMIC related debug message"
+ default n
+ help
+ This option enables PMIC related debug message.
+
+config DEBUG_PMIC_WRAP
+ bool "Output verbose PMIC WRAP related debug message"
+ default n
+ help
+ This option enables PMIC WRAP related debug message.
+endif