summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/mt8183
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2020-08-30 13:51:44 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-09-01 03:06:04 +0000
commit8e6d5f2937c169914e46b5ebc973e5df5e4290a7 (patch)
tree1550c8877877a7a9b197da65bcff76f878bee560 /src/soc/mediatek/mt8183
parentb7a68d5b05259a07a84a546e6a7e40948ba705ac (diff)
downloadcoreboot-8e6d5f2937c169914e46b5ebc973e5df5e4290a7.tar.gz
coreboot-8e6d5f2937c169914e46b5ebc973e5df5e4290a7.tar.bz2
coreboot-8e6d5f2937c169914e46b5ebc973e5df5e4290a7.zip
{include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistent
Convert 0X -> 0x Signed-off-by: Subrata Banik <subrata.banik@intel.com> Change-Id: Iea3ca67908135d0e85083a05bad2ea176ca34095 Reviewed-on: https://review.coreboot.org/c/coreboot/+/44926 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/mediatek/mt8183')
-rw-r--r--src/soc/mediatek/mt8183/gpio.c2
-rw-r--r--src/soc/mediatek/mt8183/include/soc/pmic_wrap.h10
2 files changed, 6 insertions, 6 deletions
diff --git a/src/soc/mediatek/mt8183/gpio.c b/src/soc/mediatek/mt8183/gpio.c
index 6565ec5bd866..0c0b54d73a40 100644
--- a/src/soc/mediatek/mt8183/gpio.c
+++ b/src/soc/mediatek/mt8183/gpio.c
@@ -10,7 +10,7 @@ enum {
SEL_OFFSET = 0x80,
EH_RSEL_OFFSET = 0xF0,
GPIO_DRV0_OFFSET = 0xA0,
- GPIO_DRV1_OFFSET = 0XB0,
+ GPIO_DRV1_OFFSET = 0xB0,
};
static void gpio_set_pull_pupd(gpio_t gpio, enum pull_enable enable,
diff --git a/src/soc/mediatek/mt8183/include/soc/pmic_wrap.h b/src/soc/mediatek/mt8183/include/soc/pmic_wrap.h
index 2c1fa9b948f7..8cfe8b0aa3a4 100644
--- a/src/soc/mediatek/mt8183/include/soc/pmic_wrap.h
+++ b/src/soc/mediatek/mt8183/include/soc/pmic_wrap.h
@@ -351,22 +351,22 @@ enum {
};
enum {
- STA_PD_98_5_US = 0X5,
+ STA_PD_98_5_US = 0x5,
};
enum {
- WATCHDOG_TIMER_7_5_MS = 0XF,
+ WATCHDOG_TIMER_7_5_MS = 0xF,
};
enum {
- WDT_MONITOR_ALL = 0XFFFF,
+ WDT_MONITOR_ALL = 0xFFFF,
};
enum {
MONITOR_LATCH_MATCHED_TRANS = 0x1 << 28,
STARV_15 = 0x1 << 24,
DCXO = 0x1 << 19,
- MONITOR_ALL_INT = 0XFFFFFFFF,
+ MONITOR_ALL_INT = 0xFFFFFFFF,
INT0_MONITOR = MONITOR_ALL_INT,
INT1_MONITOR = MONITOR_ALL_INT &
~MONITOR_LATCH_MATCHED_TRANS & ~STARV_15 & ~DCXO,
@@ -396,6 +396,6 @@ enum {
};
enum {
- DUMMY_READ_CYCLES = 0X8,
+ DUMMY_READ_CYCLES = 0x8,
};
#endif /* __SOC_MEDIATEK_MT8183_PMIC_WRAP_H__ */