diff options
| author | Rex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com> | 2021-11-02 10:31:53 +0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-11-03 08:26:17 +0000 |
| commit | 73e6b8e3eb085110dad1d57e148ed78534b31fad (patch) | |
| tree | ee9b17eb399b50d13395f4e9df1253837dc6ee3a /src/soc/mediatek/mt8186/Kconfig | |
| parent | f50bf60bff9c73edc46e8ea19334c418aa477754 (diff) | |
| download | coreboot-73e6b8e3eb085110dad1d57e148ed78534b31fad.tar.gz coreboot-73e6b8e3eb085110dad1d57e148ed78534b31fad.tar.bz2 coreboot-73e6b8e3eb085110dad1d57e148ed78534b31fad.zip | |
soc/mediatek/mt8186: Add a stub implementation of the MT8186 SoC
Add new folder and basic drivers for Mediatek SoC 'MT8186'.
Difference of modules including in this patch between MT8186 and existing SoCs:
Timer:
Similar to MT8195, MT8186 uses v2 timer.
EMI/PLL/SPI:
Different from existing SoCs.
TEST=boot from SPI-NOR and show uart log on MT8186 EVB
BUG=b:200134633
Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
Change-Id: I579f79c15f4bf5e1daf6b35c70cfd00a985a0b81
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58640
Reviewed-by: Rex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/mediatek/mt8186/Kconfig')
| -rw-r--r-- | src/soc/mediatek/mt8186/Kconfig | 18 |
1 files changed, 18 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8186/Kconfig b/src/soc/mediatek/mt8186/Kconfig new file mode 100644 index 000000000000..28589e3bf7c9 --- /dev/null +++ b/src/soc/mediatek/mt8186/Kconfig @@ -0,0 +1,18 @@ +config SOC_MEDIATEK_MT8186 + bool + default n + select ARCH_BOOTBLOCK_ARMV8_64 + select ARCH_VERSTAGE_ARMV8_64 + select ARCH_ROMSTAGE_ARMV8_64 + select ARCH_RAMSTAGE_ARMV8_64 + select HAVE_UART_SPECIAL + +if SOC_MEDIATEK_MT8186 + +config VBOOT + select VBOOT_MUST_REQUEST_DISPLAY + select VBOOT_STARTS_IN_BOOTBLOCK + select VBOOT_SEPARATE_VERSTAGE + select VBOOT_RETURN_FROM_VERSTAGE + +endif |