summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/mt8192
diff options
context:
space:
mode:
authorHsin-Hsiung Wang <hsin-hsiung.wang@mediatek.com>2021-03-04 10:39:38 +0800
committerHung-Te Lin <hungte@chromium.org>2021-03-10 01:28:58 +0000
commit670cd9719e2b898910079cc87a60e5956a7f7f29 (patch)
treea1f4f9c212b24d3de0f8d809f66391d1e729d96c /src/soc/mediatek/mt8192
parentbac0f26e08e61ad762219d78685293d52368bc47 (diff)
downloadcoreboot-670cd9719e2b898910079cc87a60e5956a7f7f29.tar.gz
coreboot-670cd9719e2b898910079cc87a60e5956a7f7f29.tar.bz2
coreboot-670cd9719e2b898910079cc87a60e5956a7f7f29.zip
soc/mediatek/mt8192: mt6315: update correct slave id
The initial settings for MT6315 were not applied correctly because the setup process didn't specify correct slave id (incorrectly always sending 0), and may cause failure in power off sequence. BUG=b:179000151 BRANCH=none TEST=boot asurada correctly Signed-off-by: Hsin-Hsiung Wang <hsin-hsiung.wang@mediatek.com> Change-Id: Ifd04da8ac55bcc9f9fdbc088d430522c2725ad47 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51056 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/soc/mediatek/mt8192')
-rw-r--r--src/soc/mediatek/mt8192/mt6315.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/mediatek/mt8192/mt6315.c b/src/soc/mediatek/mt8192/mt6315.c
index 76534953e395..1cb1fe3042ac 100644
--- a/src/soc/mediatek/mt8192/mt6315.c
+++ b/src/soc/mediatek/mt8192/mt6315.c
@@ -207,7 +207,7 @@ static void mt6315_write(u32 slvid, u32 reg, u32 data)
static void mt6315_write_field(u32 slvid, u32 reg, u32 val, u32 mask, u32 shift)
{
- pmif_arb->write_field(pmif_arb, 0, reg, val, mask, shift);
+ pmif_arb->write_field(pmif_arb, slvid, reg, val, mask, shift);
}
static void mt6315_wdt_enable(u32 slvid)