diff options
| author | Rex-BC Chen <rex-bc.chen@mediatek.com> | 2022-07-11 15:01:51 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-07-12 14:40:48 +0000 |
| commit | 13c8d024c2a5d7d8874d1acf0b30baabb0abd756 (patch) | |
| tree | 9a255110a81df8094be3fe8fba896e0762b2ba7b /src/soc/mediatek | |
| parent | 2680eec0cd2b300c4738091555fa98e87f0af052 (diff) | |
| download | coreboot-13c8d024c2a5d7d8874d1acf0b30baabb0abd756.tar.gz coreboot-13c8d024c2a5d7d8874d1acf0b30baabb0abd756.tar.bz2 coreboot-13c8d024c2a5d7d8874d1acf0b30baabb0abd756.zip | |
soc/mediatek: Add mt_pll_set_usb_clock() to enable usb clock
There are clock settings for usb in mt8195 and mt8188, so we add a new
function which is implemented in pll.c to do this.
TEST=build pass
BUG=b:233720142
Signed-off-by: Bo-Chen Chen <rex-bc.chen@mediatek.com>
Change-Id: I40b358b197541bc5281645879553340059829db3
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65750
Reviewed-by: Yidi Lin <yidilin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/soc/mediatek')
| -rw-r--r-- | src/soc/mediatek/common/include/soc/pll_common.h | 1 | ||||
| -rw-r--r-- | src/soc/mediatek/mt8195/pll.c | 6 | ||||
| -rw-r--r-- | src/soc/mediatek/mt8195/usb.c | 3 |
3 files changed, 8 insertions, 2 deletions
diff --git a/src/soc/mediatek/common/include/soc/pll_common.h b/src/soc/mediatek/common/include/soc/pll_common.h index 2ebb71aa2eb2..6eac8b282a8f 100644 --- a/src/soc/mediatek/common/include/soc/pll_common.h +++ b/src/soc/mediatek/common/include/soc/pll_common.h @@ -72,6 +72,7 @@ void mt_pll_raise_little_cpu_freq(u32 freq); void mt_pll_raise_cci_freq(u32 freq); void mt_pll_set_tvd_pll1_freq(u32 freq); void edp_mux_set_sel(u32 sel); +void mt_pll_set_usb_clock(void); enum fmeter_type { FMETER_ABIST = 0, diff --git a/src/soc/mediatek/mt8195/pll.c b/src/soc/mediatek/mt8195/pll.c index 046008cbd6fb..06b2156702b5 100644 --- a/src/soc/mediatek/mt8195/pll.c +++ b/src/soc/mediatek/mt8195/pll.c @@ -893,3 +893,9 @@ u32 mt_fmeter_get_freq_khz(enum fmeter_type type, u32 id) return 0; } + +void mt_pll_set_usb_clock(void) +{ + setbits32(&mtk_topckgen->clk_cfg_11_clr, BIT(7) | BIT(15)); + setbits32(&mt8195_infracfg_ao->module_sw_cg_2_clr, BIT(1) | BIT(31)); +} diff --git a/src/soc/mediatek/mt8195/usb.c b/src/soc/mediatek/mt8195/usb.c index b3f00a97cccd..7b893d9e0af5 100644 --- a/src/soc/mediatek/mt8195/usb.c +++ b/src/soc/mediatek/mt8195/usb.c @@ -7,8 +7,7 @@ void mtk_usb_prepare(void) { - setbits32(&mtk_topckgen->clk_cfg_11_clr, BIT(7) | BIT(15)); - setbits32(&mt8195_infracfg_ao->module_sw_cg_2_clr, BIT(1) | BIT(31)); + mt_pll_set_usb_clock(); } void mtk_usb_adjust_phy_shift(void) |