diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2018-10-05 10:36:45 +0200 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2018-10-08 09:46:16 +0000 |
| commit | 88607a4b1002ed6acc7f316f274feea2fd861095 (patch) | |
| tree | e004c85f36109da78872b88875d4f0ea1c30aaff /src/soc/samsung/exynos5420 | |
| parent | d9169f826a3c19a7380a7d73c7126e52eb62e77d (diff) | |
| download | coreboot-88607a4b1002ed6acc7f316f274feea2fd861095.tar.gz coreboot-88607a4b1002ed6acc7f316f274feea2fd861095.tar.bz2 coreboot-88607a4b1002ed6acc7f316f274feea2fd861095.zip | |
src: Use tabs for indentation
Change-Id: I6b40aaf5af5d114bbb0cd227dfd50b0ee19eebba
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/28934
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/samsung/exynos5420')
| -rw-r--r-- | src/soc/samsung/exynos5420/clock_init.c | 4 | ||||
| -rw-r--r-- | src/soc/samsung/exynos5420/fimd.c | 20 |
2 files changed, 12 insertions, 12 deletions
diff --git a/src/soc/samsung/exynos5420/clock_init.c b/src/soc/samsung/exynos5420/clock_init.c index ea4778b931f3..295ef399c233 100644 --- a/src/soc/samsung/exynos5420/clock_init.c +++ b/src/soc/samsung/exynos5420/clock_init.c @@ -41,7 +41,7 @@ void system_clock_init(void) write32(&exynos_clock->ipll_lock, IPLL_LOCK_VAL); write32(&exynos_clock->spll_lock, SPLL_LOCK_VAL); write32(&exynos_clock->kpll_lock, KPLL_LOCK_VAL); - write32(&exynos_clock->rpll_lock, RPLL_LOCK_VAL); + write32(&exynos_clock->rpll_lock, RPLL_LOCK_VAL); setbits_le32(&exynos_clock->clk_src_cpu, MUX_HPM_SEL_MASK); @@ -138,7 +138,7 @@ void system_clock_init(void) while ((read32(&exynos_clock->spll_con0) & PLL_LOCKED) == 0) ; - /* We use RPLL as the source for FIMD video stream clock */ + /* We use RPLL as the source for FIMD video stream clock */ write32(&exynos_clock->rpll_con1, RPLL_CON1_VAL); write32(&exynos_clock->rpll_con2, RPLL_CON2_VAL); /* computed by gabe from first principles; u-boot is probably diff --git a/src/soc/samsung/exynos5420/fimd.c b/src/soc/samsung/exynos5420/fimd.c index a7adf9347c59..aa850bcb8190 100644 --- a/src/soc/samsung/exynos5420/fimd.c +++ b/src/soc/samsung/exynos5420/fimd.c @@ -304,16 +304,16 @@ void exynos_fimd_window_off(unsigned int win_id) static void exynos5_set_system_display(void) { - unsigned int cfg = 0; - - /* - * system register path set - * 0: MIE/MDNIE - * 1: FIMD Bypass - */ - cfg = lreadl(&exynos_sysreg->disp1blk_cfg); - cfg |= (1 << 15); - lwritel(cfg, &exynos_sysreg->disp1blk_cfg); + unsigned int cfg = 0; + + /* + * system register path set + * 0: MIE/MDNIE + * 1: FIMD Bypass + */ + cfg = lreadl(&exynos_sysreg->disp1blk_cfg); + cfg |= (1 << 15); + lwritel(cfg, &exynos_sysreg->disp1blk_cfg); } void exynos_fimd_lcd_init(vidinfo_t *vid) |