diff options
author | Aaron Durbin <adurbin@chromium.org> | 2015-09-05 10:27:12 -0500 |
---|---|---|
committer | Aaron Durbin <adurbin@chromium.org> | 2015-09-09 19:35:20 +0000 |
commit | e5bad5cd3d828eba06f1db66f43948f966e7b0e0 (patch) | |
tree | 57223c791720e2aa2137f386b43580bb14e23cc5 /src/soc/samsung | |
parent | 14714e1303a420f9e0bf0bb5bba2efaae2c52efb (diff) | |
download | coreboot-e5bad5cd3d828eba06f1db66f43948f966e7b0e0.tar.gz coreboot-e5bad5cd3d828eba06f1db66f43948f966e7b0e0.tar.bz2 coreboot-e5bad5cd3d828eba06f1db66f43948f966e7b0e0.zip |
verstage: use common program.ld for linking
There's no reason to have a separate verstage.ld now
that there is a unified stage linking strategy. Moreover
verstage support is throughout the code base as it is
so bring in those link script macros into the common
memlayout.h as that removes one more specific thing a
board/chipset needs to do in order to turn on verstage.
BUG=chrome-os-partner:44827
BRANCH=None
TEST=None
Change-Id: I1195e06e06c1f81a758f68a026167689c19589dd
Signed-off-by: Aaron Durbin <adubin@chromium.org>
Reviewed-on: http://review.coreboot.org/11516
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/samsung')
-rw-r--r-- | src/soc/samsung/exynos5250/include/soc/memlayout.ld | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/samsung/exynos5250/include/soc/memlayout.ld b/src/soc/samsung/exynos5250/include/soc/memlayout.ld index 3b5b034d2a0f..446907896924 100644 --- a/src/soc/samsung/exynos5250/include/soc/memlayout.ld +++ b/src/soc/samsung/exynos5250/include/soc/memlayout.ld @@ -18,7 +18,6 @@ */ #include <memlayout.h> -#include <vendorcode/google/chromeos/memlayout.h> #include <arch/header.ld> |