summaryrefslogtreecommitdiffstats
path: root/src/soc/sifive/fu540/clint.c
diff options
context:
space:
mode:
authorXiang Wang <wxjstz@126.com>2018-08-27 13:32:32 +0800
committerPatrick Georgi <pgeorgi@google.com>2018-09-10 15:03:37 +0000
commitaa5f821ee3313b869784eec25fab5da265225738 (patch)
tree7105f1b5edaf7260711d5d6b4bc7fd126feef9c1 /src/soc/sifive/fu540/clint.c
parent2e38dbe5f1a9db76cdf529679faee63fcb6a9c34 (diff)
downloadcoreboot-aa5f821ee3313b869784eec25fab5da265225738.tar.gz
coreboot-aa5f821ee3313b869784eec25fab5da265225738.tar.bz2
coreboot-aa5f821ee3313b869784eec25fab5da265225738.zip
soc/sifive/fu540: add CLINT support
Change-Id: Ibc3a8644dcb83d5697d9d6e551c7682377285116 Signed-off-by: Xiang Wang <wxjstz@126.com> Reviewed-on: https://review.coreboot.org/28355 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Diffstat (limited to 'src/soc/sifive/fu540/clint.c')
-rw-r--r--src/soc/sifive/fu540/clint.c32
1 files changed, 32 insertions, 0 deletions
diff --git a/src/soc/sifive/fu540/clint.c b/src/soc/sifive/fu540/clint.c
new file mode 100644
index 000000000000..00aec1ab37a3
--- /dev/null
+++ b/src/soc/sifive/fu540/clint.c
@@ -0,0 +1,32 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2018 HardenedLinux
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <mcall.h>
+#include <arch/io.h>
+#include <soc/addressmap.h>
+#include <soc/clint.h>
+
+void mtime_init(void)
+{
+ long hart_id = read_csr(mhartid);
+ HLS()->time = (uint64_t *)(FU540_CLINT + 0xbff8);
+ HLS()->timecmp = (uint64_t *)(FU540_CLINT + 0x4000 + 8 * hart_id);
+}
+
+void set_msip(int hartid, int val)
+{
+ long hart_id = read_csr(mhartid);
+ write32((void *)(FU540_CLINT + 4 * hart_id), !!val);
+}