diff options
| author | Xiang Wang <wxjstz@126.com> | 2018-10-11 17:30:37 +0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2018-11-05 09:03:40 +0000 |
| commit | 7c9540ea1d46a776ec92b58f99074f51b430f9bb (patch) | |
| tree | dc9b3d25062791f40edd72ddcccaa3dd0171b85c /src/soc/ucb/riscv | |
| parent | c85f9c589726caba41970d5fbdadd8a147dd7956 (diff) | |
| download | coreboot-7c9540ea1d46a776ec92b58f99074f51b430f9bb.tar.gz coreboot-7c9540ea1d46a776ec92b58f99074f51b430f9bb.tar.bz2 coreboot-7c9540ea1d46a776ec92b58f99074f51b430f9bb.zip | |
riscv: add support smp_pause / smp_resume
See https://doc.coreboot.org/arch/riscv/ we know that we need to execute
smp_pause at the start of each stage and smp_resume at the end of each
stage.
Change-Id: I6f8159637bfb15f54f0abeb335de2ba6e9cf82fb
Signed-off-by: Xiang Wang <wxjstz@126.com>
Reviewed-on: https://review.coreboot.org/29023
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-by: Philipp Hug <philipp@hug.cx>
Diffstat (limited to 'src/soc/ucb/riscv')
| -rw-r--r-- | src/soc/ucb/riscv/Kconfig | 4 | ||||
| -rw-r--r-- | src/soc/ucb/riscv/Makefile.inc | 5 | ||||
| -rw-r--r-- | src/soc/ucb/riscv/ipi.c | 21 |
3 files changed, 30 insertions, 0 deletions
diff --git a/src/soc/ucb/riscv/Kconfig b/src/soc/ucb/riscv/Kconfig index 26adb56bfe8c..99b049068e5e 100644 --- a/src/soc/ucb/riscv/Kconfig +++ b/src/soc/ucb/riscv/Kconfig @@ -25,4 +25,8 @@ config RISCV_CODEMODEL string default "medany" +config RISCV_WORKING_HARTID + int + default 0 + endif diff --git a/src/soc/ucb/riscv/Makefile.inc b/src/soc/ucb/riscv/Makefile.inc index a10f3aae4c0b..c96e3637b7ba 100644 --- a/src/soc/ucb/riscv/Makefile.inc +++ b/src/soc/ucb/riscv/Makefile.inc @@ -1,8 +1,13 @@ ifeq ($(CONFIG_SOC_UCB_RISCV),y) bootblock-y += mtime.c +bootblock-y += ipi.c + romstage-y += cbmem.c +romstage-y += ipi.c + ramstage-y += cbmem.c ramstage-y += mtime.c +ramstage-y += ipi.c endif diff --git a/src/soc/ucb/riscv/ipi.c b/src/soc/ucb/riscv/ipi.c new file mode 100644 index 000000000000..80307a8d2ae9 --- /dev/null +++ b/src/soc/ucb/riscv/ipi.c @@ -0,0 +1,21 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2018 HardenedLinux + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include <mcall.h> + +/* TODO: Please implement this function */ +void set_msip(int hartid, int val) +{ +} |