diff options
| author | Patrick Georgi <pgeorgi@chromium.org> | 2015-07-01 20:29:42 +0200 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2015-07-01 21:43:39 +0200 |
| commit | 20864c1d6dc6102168743fe283fae7d16bf2cef2 (patch) | |
| tree | a92ec28901ff33badae48166be092924119faf36 /src/soc | |
| parent | 088c1894f825a14e769c7b3d36333f5e4b6d0685 (diff) | |
| download | coreboot-20864c1d6dc6102168743fe283fae7d16bf2cef2.tar.gz coreboot-20864c1d6dc6102168743fe283fae7d16bf2cef2.tar.bz2 coreboot-20864c1d6dc6102168743fe283fae7d16bf2cef2.zip | |
rockchip/rk3288: Initialize CPU in bootblock
Some basic MMU setup is required to allow unaligned memory accesses that
happen across our entire codebase.
Change-Id: If5a84e19a7a3e47d6009fd073b1323dfb25e6a06
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Found-by: Julius Werner <jwerner@chromium.org>
Reviewed-on: http://review.coreboot.org/10753
Tested-by: build bot (Jenkins)
Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc')
| -rw-r--r-- | src/soc/rockchip/rk3288/Makefile.inc | 2 | ||||
| -rw-r--r-- | src/soc/rockchip/rk3288/bootblock.c | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/rockchip/rk3288/Makefile.inc b/src/soc/rockchip/rk3288/Makefile.inc index 0ec127b23adc..cd523b0d56e3 100644 --- a/src/soc/rockchip/rk3288/Makefile.inc +++ b/src/soc/rockchip/rk3288/Makefile.inc @@ -21,7 +21,7 @@ ifeq ($(CONFIG_SOC_ROCKCHIP_RK3288),y) IDBTOOL = util/rockchip/make_idb.py -#bootblock-y += bootblock.c +bootblock-y += bootblock.c bootblock-y += cbmem.c ifeq ($(CONFIG_BOOTBLOCK_CONSOLE),y) bootblock-$(CONFIG_DRIVERS_UART) += uart.c diff --git a/src/soc/rockchip/rk3288/bootblock.c b/src/soc/rockchip/rk3288/bootblock.c index ce0ab33a68ac..d60c8600547c 100644 --- a/src/soc/rockchip/rk3288/bootblock.c +++ b/src/soc/rockchip/rk3288/bootblock.c @@ -27,7 +27,7 @@ #include <soc/timer.h> #include <symbols.h> -static void bootblock_soc_init(void) +void bootblock_soc_init(void) { rkclk_init(); |