summaryrefslogtreecommitdiffstats
path: root/src/soc
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-02-16 18:42:15 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-02-17 18:52:06 +0000
commitabeececf18070d604b4b083a5845e9875839393f (patch)
treeffc11d013455a23c25c9f048de3cf33f64cebda2 /src/soc
parent062c4a17a9ad1f30da74b9f1a7b54c030278996b (diff)
downloadcoreboot-abeececf18070d604b4b083a5845e9875839393f.tar.gz
coreboot-abeececf18070d604b4b083a5845e9875839393f.tar.bz2
coreboot-abeececf18070d604b4b083a5845e9875839393f.zip
soc/amd/cezanne/pcie_gpp: replace PCI ID list with single PCI ID
Since all bridges to the internal buses have the same PCI ID, we can just add this one ID to the pci_driver struct and don't need to use a list of PCI IDs. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ice024b91f49f03995acbd8dfc8b33d3ae3559dde Reviewed-on: https://review.coreboot.org/c/coreboot/+/50804 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/amd/cezanne/pcie_gpp.c7
1 files changed, 1 insertions, 6 deletions
diff --git a/src/soc/amd/cezanne/pcie_gpp.c b/src/soc/amd/cezanne/pcie_gpp.c
index a1c8a9aa6e7c..00fbffb9f899 100644
--- a/src/soc/amd/cezanne/pcie_gpp.c
+++ b/src/soc/amd/cezanne/pcie_gpp.c
@@ -12,13 +12,8 @@ static struct device_operations internal_pcie_gpp_ops = {
.reset_bus = pci_bus_reset,
};
-static const unsigned short pci_device_ids[] = {
- PCI_DEVICE_ID_AMD_FAM17H_MODEL60H_PCIE_GPP_BUSABC,
- 0
-};
-
static const struct pci_driver internal_pcie_gpp_driver __pci_driver = {
.ops = &internal_pcie_gpp_ops,
.vendor = PCI_VENDOR_ID_AMD,
- .devices = pci_device_ids,
+ .device = PCI_DEVICE_ID_AMD_FAM17H_MODEL60H_PCIE_GPP_BUSABC,
};