summaryrefslogtreecommitdiffstats
path: root/src/soc
diff options
context:
space:
mode:
authorFred Reitberger <reitbergerfred@gmail.com>2022-10-31 15:51:02 -0400
committerFred Reitberger <reitbergerfred@gmail.com>2022-11-03 19:48:03 +0000
commitf5df69d1ae1a5be600cde5708318e49ba33da1ee (patch)
tree5b858792296197b915f1d4a18b9099790c3e77d8 /src/soc
parent31e6298429f659361afc9e00fa7403731f1c0aad (diff)
downloadcoreboot-f5df69d1ae1a5be600cde5708318e49ba33da1ee.tar.gz
coreboot-f5df69d1ae1a5be600cde5708318e49ba33da1ee.tar.bz2
coreboot-f5df69d1ae1a5be600cde5708318e49ba33da1ee.zip
soc/amd/cezanne/data_fabric: Add register bitslice struct
Add structs to define the data_fabric register bitfields. Signed-off-by: Fred Reitberger <reitbergerfred@gmail.com> Change-Id: Ib5045812fb05eb8c3fb818d807e34decf69c6fff Reviewed-on: https://review.coreboot.org/c/coreboot/+/69068 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/amd/cezanne/include/soc/data_fabric.h27
1 files changed, 27 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/include/soc/data_fabric.h b/src/soc/amd/cezanne/include/soc/data_fabric.h
index 1808df3044aa..0a89971198c3 100644
--- a/src/soc/amd/cezanne/include/soc/data_fabric.h
+++ b/src/soc/amd/cezanne/include/soc/data_fabric.h
@@ -12,4 +12,31 @@
#define NUM_NB_MMIO_REGS 8
+union df_mmio_control {
+ struct {
+ uint32_t re : 1; /* [ 0.. 0] */
+ uint32_t we : 1; /* [ 1.. 1] */
+ uint32_t : 2; /* [ 3.. 2] */
+ uint32_t fabric_id : 10; /* [13.. 4] */
+ uint32_t : 2; /* [15..14] */
+ uint32_t np : 1; /* [16..16] */
+ uint32_t : 15; /* [31..17] */
+ };
+ uint32_t raw;
+};
+
+union df_ficaa {
+ struct {
+ uint32_t cfg_inst_acc_en : 1; /* [ 0.. 0] */
+ uint32_t : 1; /* [ 1.. 1] */
+ uint32_t reg_num : 9; /* [10.. 2] */
+ uint32_t func_num : 3; /* [13..11] */
+ uint32_t b64_en : 1; /* [14..14] */
+ uint32_t : 1; /* [15..15] */
+ uint32_t inst_id : 8; /* [23..16] */
+ uint32_t : 8; /* [31..24] */
+ };
+ uint32_t raw;
+};
+
#endif /* AMD_CEZANNE_DATA_FABRIC_H */