summaryrefslogtreecommitdiffstats
path: root/src/southbridge/amd/pi/hudson/smi.c
diff options
context:
space:
mode:
authorDave Frodin <dave.frodin@se-eng.com>2015-01-19 11:40:38 -0700
committerDave Frodin <dave.frodin@se-eng.com>2015-01-27 15:07:45 +0100
commitbc21a41e1ca045baae57f79d89aafdf682528a4b (patch)
tree217891284eb2f483f57a053b94d1f4fc6e7f94fe /src/southbridge/amd/pi/hudson/smi.c
parentbd1d1580d3cdbd1f438e8fb0d960102f252c6939 (diff)
downloadcoreboot-bc21a41e1ca045baae57f79d89aafdf682528a4b.tar.gz
coreboot-bc21a41e1ca045baae57f79d89aafdf682528a4b.tar.bz2
coreboot-bc21a41e1ca045baae57f79d89aafdf682528a4b.zip
southbridge/amd/pi: Rename Avalon to Hudson
To maintain consistancy with southbridge/amd/agesa/hudson rename pi/avalon to pi/hudson in advance of adding support for the base hudson southbridge. Change-Id: Icff8c4c06aae2d40cbd9e90903754735ac3510c3 Signed-off-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-on: http://review.coreboot.org/8251 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/southbridge/amd/pi/hudson/smi.c')
-rw-r--r--src/southbridge/amd/pi/hudson/smi.c25
1 files changed, 25 insertions, 0 deletions
diff --git a/src/southbridge/amd/pi/hudson/smi.c b/src/southbridge/amd/pi/hudson/smi.c
new file mode 100644
index 000000000000..1d58afe3f8d4
--- /dev/null
+++ b/src/southbridge/amd/pi/hudson/smi.c
@@ -0,0 +1,25 @@
+/*
+ * Utilities for SMM setup
+ *
+ * Copyright (C) 2014 Alexandru Gagniuc <mr.nuke.me@gmail.com>
+ * Subject to the GNU GPL v2, or (at your option) any later version.
+ */
+
+#include "smi.h"
+
+#include <console/console.h>
+#include <cpu/cpu.h>
+
+void smm_setup_structures(void *gnvs, void *tcg, void *smi1)
+{
+ printk(BIOS_DEBUG, "smm_setup_structures STUB!!!\n");
+}
+
+/** Set the EOS bit and enable SMI generation from southbridge */
+void hudson_enable_smi_generation(void)
+{
+ uint32_t reg = smi_read32(SMI_REG_SMITRIG0);
+ reg &= ~SMITRG0_SMIENB; /* Enable SMI generation */
+ reg |= SMITRG0_EOS; /* Set EOS bit */
+ smi_write32(SMI_REG_SMITRIG0, reg);
+}