diff options
| author | Angel Pons <th3fanbus@gmail.com> | 2021-01-28 13:56:18 +0100 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-02-05 09:39:08 +0000 |
| commit | 6e732d34a0c1b87803925065b66076599c1e5642 (patch) | |
| tree | 2e3d33bc34b934edab5ebd0a5af9146b9ec8f482 /src/southbridge/intel/bd82x6x/acpi/pch.asl | |
| parent | 6e0ca68c82fe2285e7f6c8fc22711d4a4c65aa2a (diff) | |
| download | coreboot-6e732d34a0c1b87803925065b66076599c1e5642.tar.gz coreboot-6e732d34a0c1b87803925065b66076599c1e5642.tar.bz2 coreboot-6e732d34a0c1b87803925065b66076599c1e5642.zip | |
intel: Turn `DEFAULT_RCBA` into a Kconfig symbol
Create `FIXED_RCBA_MMIO_BASE` and use it everywhere, except in cases
where a pointer cast would be necessary. Instances in Sandy Bridge MRC
code were left as-is intentionally, so as not to collide with another
cleanup patch train.
Tested with BUILD_TIMELESS=1, these boards remain identical:
- Asus P8Z77-V LX2
- Packard Bell MS2290
Change-Id: I642958fbd6f02dbf54812d6a75d6bc3087acc77a
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50036
Reviewed-by: Nico Huber <nico.h@gmx.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/acpi/pch.asl')
| -rw-r--r-- | src/southbridge/intel/bd82x6x/acpi/pch.asl | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/bd82x6x/acpi/pch.asl b/src/southbridge/intel/bd82x6x/acpi/pch.asl index 4a033abfb13b..8833a5ed2e51 100644 --- a/src/southbridge/intel/bd82x6x/acpi/pch.asl +++ b/src/southbridge/intel/bd82x6x/acpi/pch.asl @@ -181,7 +181,7 @@ Scope(\) // ICH7 Root Complex Register Block. Memory Mapped through RCBA) - OperationRegion(RCRB, SystemMemory, DEFAULT_RCBA, 0x4000) + OperationRegion(RCRB, SystemMemory, CONFIG_FIXED_RCBA_MMIO_BASE, 0x4000) Field(RCRB, DWordAcc, Lock, Preserve) { Offset(0x0000), // Backbone |