diff options
author | Elyes Haouas <ehaouas@noos.fr> | 2022-11-18 15:07:03 +0100 |
---|---|---|
committer | Felix Held <felix-coreboot@felixheld.de> | 2022-11-22 13:41:55 +0000 |
commit | 723b896330df395158fa5db07cf555f135011bac (patch) | |
tree | 593b2332edfe59ba450125cca591832e17be9c3e /src/southbridge/intel/bd82x6x/early_rcba.c | |
parent | d369c662561402cba057bebf7c6e83d5a967a547 (diff) | |
download | coreboot-723b896330df395158fa5db07cf555f135011bac.tar.gz coreboot-723b896330df395158fa5db07cf555f135011bac.tar.bz2 coreboot-723b896330df395158fa5db07cf555f135011bac.zip |
src/southbridge: Remove unnecessary space after casts
Change-Id: Ib82968724696110a8d1655928db5b2a665525d20
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/69805
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/early_rcba.c')
-rw-r--r-- | src/southbridge/intel/bd82x6x/early_rcba.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/bd82x6x/early_rcba.c b/src/southbridge/intel/bd82x6x/early_rcba.c index 49c137aec13f..9daf4971d2ef 100644 --- a/src/southbridge/intel/bd82x6x/early_rcba.c +++ b/src/southbridge/intel/bd82x6x/early_rcba.c @@ -76,7 +76,7 @@ void southbridge_configure_default_intmap(void) /* Enable IOAPIC (generic) */ RCBA16(OIC) = 0x0100; /* PCH BWG says to read back the IOAPIC enable register */ - (void) RCBA16(OIC); + (void)RCBA16(OIC); } void southbridge_rcba_config(void) |