summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/fsp_rangeley/lpc.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-07-08 22:36:38 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-07-13 13:16:26 +0000
commit55b7263ed825fa668f2a21d66cec57f01eccebe5 (patch)
tree897898f630c50ab42c8f0698a8d6b27866aa6b44 /src/southbridge/intel/fsp_rangeley/lpc.c
parent3555389a8cdb4cb10deeafd2e116a387aa6ec5d4 (diff)
downloadcoreboot-55b7263ed825fa668f2a21d66cec57f01eccebe5.tar.gz
coreboot-55b7263ed825fa668f2a21d66cec57f01eccebe5.tar.bz2
coreboot-55b7263ed825fa668f2a21d66cec57f01eccebe5.zip
intel/e7505,i82801dx: Fix SMM_ASEG lock
In our codebase, this is only coupled with intel/e7505. The PCI registers reference here were for intel/i945. Also aseg_smm_lock() was previously not called. Change-Id: I21d991c8c2f5c2dde1f148fd80963e39d9836d3c Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34149 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/lpc.c')
0 files changed, 0 insertions, 0 deletions