summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/fsp_rangeley/lpc.c
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2014-10-11 11:25:41 +0200
committerVladimir Serbinenko <phcoder@gmail.com>2014-11-08 20:12:31 +0100
commit689ddf68323633ec96cf6455d8a323fb6f019503 (patch)
treedbd44ed8952145db39d3330719e7a733c158530f /src/southbridge/intel/fsp_rangeley/lpc.c
parent67bfbfdfebb280fae5d2aac5e68bb8f014a7de71 (diff)
downloadcoreboot-689ddf68323633ec96cf6455d8a323fb6f019503.tar.gz
coreboot-689ddf68323633ec96cf6455d8a323fb6f019503.tar.bz2
coreboot-689ddf68323633ec96cf6455d8a323fb6f019503.zip
fsp_rangeley: Switch to per-device ACPI
Change-Id: Ic8b2204a6d08d63ac7f05836bf1424f1ca6ee50e Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/7046 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/lpc.c')
-rw-r--r--src/southbridge/intel/fsp_rangeley/lpc.c27
1 files changed, 27 insertions, 0 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/lpc.c b/src/southbridge/intel/fsp_rangeley/lpc.c
index 8576b613cd17..964406797164 100644
--- a/src/southbridge/intel/fsp_rangeley/lpc.c
+++ b/src/southbridge/intel/fsp_rangeley/lpc.c
@@ -31,8 +31,13 @@
#include <arch/acpi.h>
#include <cpu/cpu.h>
#include <elog.h>
+#include <string.h>
+#include <cbmem.h>
+#include <arch/acpi.h>
+#include <arch/acpigen.h>
#include "soc.h"
#include "irq.h"
+#include "nvs.h"
#define NMI_OFF 0
@@ -426,6 +431,26 @@ static void set_subsystem(device_t dev, unsigned vendor, unsigned device)
}
}
+static void southbridge_inject_dsdt(void)
+{
+ global_nvs_t *gnvs = cbmem_add (CBMEM_ID_ACPI_GNVS, sizeof (*gnvs));
+
+ if (gnvs) {
+ memset(gnvs, 0, sizeof(*gnvs));
+ acpi_create_gnvs(gnvs);
+ acpi_save_gnvs((unsigned long)gnvs);
+#if CONFIG_HAVE_SMI_HANDLER
+ /* And tell SMI about it */
+ smm_setup_structures(gnvs, NULL, NULL);
+#endif
+
+ /* Add it to DSDT. */
+ acpigen_write_scope("\\");
+ acpigen_write_name_dword("NVSA", (u32) gnvs);
+ acpigen_pop_len();
+ }
+}
+
static struct pci_operations pci_ops = {
.set_subsystem = set_subsystem,
};
@@ -435,6 +460,8 @@ static struct device_operations device_ops = {
.set_resources = pci_dev_set_resources,
.enable_resources = soc_lpc_enable_resources,
.init = lpc_init,
+ .write_acpi_tables = acpi_write_hpet,
+ .acpi_inject_dsdt_generator = southbridge_inject_dsdt,
.enable = soc_lpc_enable,
.scan_bus = scan_static_bus,
.ops_pci = &pci_ops,