summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/fsp_rangeley/lpc.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2016-08-21 12:06:54 +0200
committerMartin Roth <martinroth@google.com>2016-08-23 15:45:33 +0200
commit7f9df96825100059e3ee1bc78f8b7154441b2751 (patch)
tree7927ecdbff84593256b829bcbe5d4d191bb687ab /src/southbridge/intel/fsp_rangeley/lpc.c
parentd6e96864c9245b82222dada6fea2b89ccb7fecfd (diff)
downloadcoreboot-7f9df96825100059e3ee1bc78f8b7154441b2751.tar.gz
coreboot-7f9df96825100059e3ee1bc78f8b7154441b2751.tar.bz2
coreboot-7f9df96825100059e3ee1bc78f8b7154441b2751.zip
src/southbridge: Remove unnecessary whitespace before "\n" and "\t"
Change-Id: I42cc5b8736e73728c5deec6349e8d2a814e19e83 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16281 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com> Reviewed-by: Omar Pakker
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/lpc.c')
-rw-r--r--src/southbridge/intel/fsp_rangeley/lpc.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/lpc.c b/src/southbridge/intel/fsp_rangeley/lpc.c
index 3a144eaca352..11aa60d60f5b 100644
--- a/src/southbridge/intel/fsp_rangeley/lpc.c
+++ b/src/southbridge/intel/fsp_rangeley/lpc.c
@@ -210,7 +210,7 @@ static void soc_pirq_init(device_t dev)
/* Set up the PIRQ PIC routing based on static config. */
printk(BIOS_SPEW, "Start writing IRQ assignments\n"
- "PIRQ\tA \tB \tC \tD \tE \tF \tG \tH\n"
+ "PIRQ\tA\tB\tC\tD\tE\tF\tG\tH\n"
"IRQ ");
for (i = 0; i < NUM_PIRQS; i++) {
write8(pr_base + i*sizeof(ir->pic[i]), ir->pic[i]);