summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/fsp_rangeley/spi.c
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@chromium.org>2017-05-18 14:58:32 -0700
committerFurquan Shaikh <furquan@google.com>2017-05-24 04:42:40 +0200
commit2cd03f1696024d00a86865dbb7b6c14b5a7129a9 (patch)
tree380e8e8eac5368b7fb1613eb6fcb7ebf373ea2ce /src/southbridge/intel/fsp_rangeley/spi.c
parent2d9a99535d0636ffcffe97214f34100a0026d8b0 (diff)
downloadcoreboot-2cd03f1696024d00a86865dbb7b6c14b5a7129a9.tar.gz
coreboot-2cd03f1696024d00a86865dbb7b6c14b5a7129a9.tar.bz2
coreboot-2cd03f1696024d00a86865dbb7b6c14b5a7129a9.zip
southbridge/intel: Move spi driver to use spi_bus_map
This is in preparation to get rid of the strong spi_setup_slave implemented by different platforms. BUG=b:38430839 Change-Id: I23c1108c85532b7346ff7e0adb0ac90dbf2bb2cc Signed-off-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/19779 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/spi.c')
-rw-r--r--src/southbridge/intel/fsp_rangeley/spi.c16
1 files changed, 9 insertions, 7 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/spi.c b/src/southbridge/intel/fsp_rangeley/spi.c
index ee60f7516cbe..39d67c52d58c 100644
--- a/src/southbridge/intel/fsp_rangeley/spi.c
+++ b/src/southbridge/intel/fsp_rangeley/spi.c
@@ -724,10 +724,12 @@ static const struct spi_ctrlr spi_ctrlr = {
.max_xfer_size = member_size(ich10_spi_regs, fdata),
};
-int spi_setup_slave(unsigned int bus, unsigned int cs, struct spi_slave *slave)
-{
- slave->bus = bus;
- slave->cs = cs;
- slave->ctrlr = &spi_ctrlr;
- return 0;
-}
+const struct spi_ctrlr_buses spi_ctrlr_bus_map[] = {
+ {
+ .ctrlr = &spi_ctrlr,
+ .bus_start = 0,
+ .bus_end = 0,
+ },
+};
+
+const size_t spi_ctrlr_bus_map_count = ARRAY_SIZE(spi_ctrlr_bus_map);