summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/fsp_rangeley/spi.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-05-13 13:22:58 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-05-22 07:21:07 +0000
commitcbcdb3e754a2d1c68928725d37ccf1621d936a74 (patch)
tree1c0d63da5a7c5165eb5aa4b82898ca54e31c2b21 /src/southbridge/intel/fsp_rangeley/spi.c
parent4ccb23fe27bc9fa45b6db8a7b4ec519a3c25674b (diff)
downloadcoreboot-cbcdb3e754a2d1c68928725d37ccf1621d936a74.tar.gz
coreboot-cbcdb3e754a2d1c68928725d37ccf1621d936a74.tar.bz2
coreboot-cbcdb3e754a2d1c68928725d37ccf1621d936a74.zip
sb/intel/fsp_rangeley: Get rid of device_t
Use of device_t has been abandoned in ramstage. Change-Id: If92825f5bdb1399f61b7eba3ae81caa9c264a554 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/26250 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/spi.c')
-rw-r--r--src/southbridge/intel/fsp_rangeley/spi.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/spi.c b/src/southbridge/intel/fsp_rangeley/spi.c
index 933a96600cb1..0512bcf19fd8 100644
--- a/src/southbridge/intel/fsp_rangeley/spi.c
+++ b/src/southbridge/intel/fsp_rangeley/spi.c
@@ -343,7 +343,7 @@ void spi_init(void)
{
int ich_version = 0;
uint8_t bios_cntl;
- device_t dev;
+ struct device *dev;
uint32_t ids;
uint16_t vendor_id, device_id;