summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82801dx
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-12-12 15:11:01 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-19 05:23:03 +0000
commit19ea62e19dabdaef4032ab40e7ff9b2ac79d9b81 (patch)
tree0b648ef8b0eb30211a2859af3b5b1c26f5b4de9c /src/southbridge/intel/i82801dx
parent17115156b04d75325ffb0f4818fcd31cecc8eb9b (diff)
downloadcoreboot-19ea62e19dabdaef4032ab40e7ff9b2ac79d9b81.tar.gz
coreboot-19ea62e19dabdaef4032ab40e7ff9b2ac79d9b81.tar.bz2
coreboot-19ea62e19dabdaef4032ab40e7ff9b2ac79d9b81.zip
southbridge: Remove useless include <device/pci_ids.h>
Change-Id: Ia640131479d4221ccd84613033f28de3932b8bff Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/30120 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/southbridge/intel/i82801dx')
-rw-r--r--src/southbridge/intel/i82801dx/i82801dx.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801dx/i82801dx.c b/src/southbridge/intel/i82801dx/i82801dx.c
index fc38207c492c..8db591c177a8 100644
--- a/src/southbridge/intel/i82801dx/i82801dx.c
+++ b/src/southbridge/intel/i82801dx/i82801dx.c
@@ -16,7 +16,6 @@
#include <device/device.h>
#include <device/pci.h>
-#include <device/pci_ids.h>
#include "i82801dx.h"
void i82801dx_enable(struct device *dev)