summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82801dx
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-11-01 11:29:50 +0100
committerNico Huber <nico.h@gmx.de>2018-11-01 11:25:07 +0000
commitc4e41937150beab78ba5d492b7b22799d20a0ee4 (patch)
treef8248eb3b2988bc5d3384b96f87bb848f6876134 /src/southbridge/intel/i82801dx
parent1956a00953d8eac277b0eb508fcfe60c8f4e1141 (diff)
downloadcoreboot-c4e41937150beab78ba5d492b7b22799d20a0ee4.tar.gz
coreboot-c4e41937150beab78ba5d492b7b22799d20a0ee4.tar.bz2
coreboot-c4e41937150beab78ba5d492b7b22799d20a0ee4.zip
src: Add missing include <stdint.h>
Change-Id: Idf10a09745756887a517da4c26db7a90a1bf9543 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/29403 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel/i82801dx')
-rw-r--r--src/southbridge/intel/i82801dx/chip.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801dx/chip.h b/src/southbridge/intel/i82801dx/chip.h
index f77413d671c8..a0961ee76d6c 100644
--- a/src/southbridge/intel/i82801dx/chip.h
+++ b/src/southbridge/intel/i82801dx/chip.h
@@ -17,6 +17,8 @@
#ifndef I82801DX_CHIP_H
#define I82801DX_CHIP_H
+#include <stdint.h>
+
struct southbridge_intel_i82801dx_config {
int enable_usb;
int enable_native_ide;