summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82801gx/Kconfig
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-11-10 17:26:15 +0100
committerPaul Fagerburg <pfagerburg@chromium.org>2021-11-11 22:43:21 +0000
commit4e94822a5c61d6575237ba16a24a2352218f29b3 (patch)
treee90cc135cb06ce68f74f86bebaa043052413d386 /src/southbridge/intel/i82801gx/Kconfig
parented9b350478f0156108d63c6758740cd6f5b83faa (diff)
downloadcoreboot-4e94822a5c61d6575237ba16a24a2352218f29b3.tar.gz
coreboot-4e94822a5c61d6575237ba16a24a2352218f29b3.tar.bz2
coreboot-4e94822a5c61d6575237ba16a24a2352218f29b3.zip
sb/intel/i82801gx: Use `azalia_codecs_init()`
Use the functionally-equivalent common Azalia code to get rid of redundant code. Change-Id: Icc435dd0c7cef1b458c877b5a64e6dba1d10524c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59110 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/southbridge/intel/i82801gx/Kconfig')
-rw-r--r--src/southbridge/intel/i82801gx/Kconfig3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801gx/Kconfig b/src/southbridge/intel/i82801gx/Kconfig
index 399d7e0bbb95..feaf08125619 100644
--- a/src/southbridge/intel/i82801gx/Kconfig
+++ b/src/southbridge/intel/i82801gx/Kconfig
@@ -25,6 +25,9 @@ config SOUTHBRIDGE_INTEL_I82801GX
if SOUTHBRIDGE_INTEL_I82801GX
+config AZALIA_MAX_CODECS
+ default 3
+
config EHCI_BAR
hex
default 0xfef00000