diff options
author | Arthur Heymans <arthur@aheymans.xyz> | 2019-10-04 13:59:29 +0200 |
---|---|---|
committer | Arthur Heymans <arthur@aheymans.xyz> | 2019-10-11 12:21:25 +0000 |
commit | 2437fe9dfab8e4056b633a39d51d07aa81ab3c9d (patch) | |
tree | 1dd071659a48c99c1e71ddf03b8cdf416da324c2 /src/southbridge/intel/i82801gx/Makefile.inc | |
parent | cbe5357de02fa9f25ab9c0ca557e3057c701b059 (diff) | |
download | coreboot-2437fe9dfab8e4056b633a39d51d07aa81ab3c9d.tar.gz coreboot-2437fe9dfab8e4056b633a39d51d07aa81ab3c9d.tar.bz2 coreboot-2437fe9dfab8e4056b633a39d51d07aa81ab3c9d.zip |
sb/intel/i82801gx: Move CIR init to a common place
Some boards with the G41 chipset lacked programming CIR, so this
change add that to those boards too.
Change-Id: Ia10c050785170fc743f7aef918f4849dbdd6840e
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35795
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src/southbridge/intel/i82801gx/Makefile.inc')
-rw-r--r-- | src/southbridge/intel/i82801gx/Makefile.inc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801gx/Makefile.inc b/src/southbridge/intel/i82801gx/Makefile.inc index 237c2d5f8e04..2e9d31a3e8e0 100644 --- a/src/southbridge/intel/i82801gx/Makefile.inc +++ b/src/southbridge/intel/i82801gx/Makefile.inc @@ -35,5 +35,6 @@ ramstage-srcs += src/mainboard/$(MAINBOARDDIR)/hda_verb.c smm-y += smihandler.c romstage-y += early_smbus.c +romstage-y += early_cir.c endif |