summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82801gx/i82801gx.c
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2008-10-29 13:51:31 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2008-10-29 13:51:31 +0000
commitbddc693e8d9cb3c66c2ef98da0b4de3c51aef94b (patch)
treefef50c20debb1b38d128ee95f6f62c1e6b26f864 /src/southbridge/intel/i82801gx/i82801gx.c
parent36a2268d17f119e032b3f9b49ff5ef6989812504 (diff)
downloadcoreboot-bddc693e8d9cb3c66c2ef98da0b4de3c51aef94b.tar.gz
coreboot-bddc693e8d9cb3c66c2ef98da0b4de3c51aef94b.tar.bz2
coreboot-bddc693e8d9cb3c66c2ef98da0b4de3c51aef94b.zip
i945/ICH7: Use #defines from pci_ids.h (trivial).
Build-tested with the kontron/986lcd-m target. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3705 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/intel/i82801gx/i82801gx.c')
-rw-r--r--src/southbridge/intel/i82801gx/i82801gx.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801gx/i82801gx.c b/src/southbridge/intel/i82801gx/i82801gx.c
index 6daa57dbe3d3..9d504fbe0b11 100644
--- a/src/southbridge/intel/i82801gx/i82801gx.c
+++ b/src/southbridge/intel/i82801gx/i82801gx.c
@@ -25,7 +25,6 @@
void i82801gx_enable(device_t dev)
{
-
}
struct chip_operations southbridge_intel_i82801gx_ops = {