summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/lynxpoint/acpi/lpc.asl
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2012-12-17 11:29:10 -0800
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-03-14 18:24:32 +0100
commit045f153a4fe2b6e1cb193db01866218d0316f253 (patch)
tree653af6488dfe46d3b8d15d3df74740632b2b3cc5 /src/southbridge/intel/lynxpoint/acpi/lpc.asl
parent51254049b91a816c53b5cadf72d254f11e882818 (diff)
downloadcoreboot-045f153a4fe2b6e1cb193db01866218d0316f253.tar.gz
coreboot-045f153a4fe2b6e1cb193db01866218d0316f253.tar.bz2
coreboot-045f153a4fe2b6e1cb193db01866218d0316f253.zip
lynxpoint: Add new GPIO interface for Lynxpoint-LP
The low power variant of the chipset introduces a completely new interface to the GPIOs. This is a 1KB region and so needs to be moved as well so it does not conflict with other IO regions. Also expose the gpio_get functions to ramstage and move the prototypes to pch.h so they can be used for both GPIO interfaces. Change-Id: I20bc18669525af16de8cdf99f0ccfa9612be63ad Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: http://review.coreboot.org/2648 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/acpi/lpc.asl')
-rw-r--r--src/southbridge/intel/lynxpoint/acpi/lpc.asl17
1 files changed, 16 insertions, 1 deletions
diff --git a/src/southbridge/intel/lynxpoint/acpi/lpc.asl b/src/southbridge/intel/lynxpoint/acpi/lpc.asl
index cc59850ec446..03d61ebd3b63 100644
--- a/src/southbridge/intel/lynxpoint/acpi/lpc.asl
+++ b/src/southbridge/intel/lynxpoint/acpi/lpc.asl
@@ -194,7 +194,22 @@ Device (LPCB)
IO (Decode16, 0xb2, 0xb2, 0x1, 0x02) // SWSMI
//IO (Decode16, 0x800, 0x800, 0x1, 0x10) // ACPI I/O trap
IO (Decode16, DEFAULT_PMBASE, DEFAULT_PMBASE, 0x1, 0x80) // ICH7-M ACPI
- IO (Decode16, DEFAULT_GPIOBASE, DEFAULT_GPIOBASE, 0x1, 0x40) // ICH7-M GPIO
+
+#if CONFIG_INTEL_LYNXPOINT_LP
+ // LynxPoint LP GPIO is 1KB
+ IO (Decode16, DEFAULT_GPIOBASE,
+ DEFAULT_GPIOBASE, 0x1, 0xff)
+ IO (Decode16, Add(DEFAULT_GPIOBASE, 0x100),
+ Add(DEFAULT_GPIOBASE, 0x100), 0x1, 0xff)
+ IO (Decode16, Add(DEFAULT_GPIOBASE, 0x200),
+ Add(DEFAULT_GPIOBASE, 0x200), 0x1, 0xff)
+ IO (Decode16, Add(DEFAULT_GPIOBASE, 0x300),
+ Add(DEFAULT_GPIOBASE, 0x300), 0x1, 0xff)
+#else
+ // LynxPoint GPIO is 128 bytes
+ IO (Decode16, DEFAULT_GPIOBASE,
+ DEFAULT_GPIOBASE, 0x1, DEFAULT_GPIOSIZE)
+#endif
})
}