summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/lynxpoint/lpc.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-06-08 11:31:19 +0300
committerFelix Held <felix-coreboot@felixheld.de>2021-10-22 14:16:38 +0000
commit682613f0653064eeeba2b4d15f6d50e32a692bd3 (patch)
treef53d9721eab49251b9ffda596f2b6d62e239e31d /src/southbridge/intel/lynxpoint/lpc.c
parentea6d12a0de8af000fb72a873b63364462f280643 (diff)
downloadcoreboot-682613f0653064eeeba2b4d15f6d50e32a692bd3.tar.gz
coreboot-682613f0653064eeeba2b4d15f6d50e32a692bd3.tar.bz2
coreboot-682613f0653064eeeba2b4d15f6d50e32a692bd3.zip
sb,soc/intel: Replace set_ioapic_id() with setup_ioapic()
This adds delivery of PIC/i8259 interrupts via ExtNMI on the affected platfoms. Change-Id: If99e321fd9b153101d71e1b995b43dba48d8763f Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58406 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/lpc.c')
-rw-r--r--src/southbridge/intel/lynxpoint/lpc.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/lynxpoint/lpc.c b/src/southbridge/intel/lynxpoint/lpc.c
index 72f6d8097702..ea84def99a96 100644
--- a/src/southbridge/intel/lynxpoint/lpc.c
+++ b/src/southbridge/intel/lynxpoint/lpc.c
@@ -42,7 +42,7 @@ static void pch_enable_ioapic(struct device *dev)
else
ioapic_lock_max_vectors(VIO_APIC_VADDR);
- set_ioapic_id(VIO_APIC_VADDR, 0x02);
+ setup_ioapic(VIO_APIC_VADDR, 0x02);
}