summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/lynxpoint/lpc.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-07-12 08:02:35 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-07-13 13:22:15 +0000
commitb4905625eb863b0d3263ec3e2ea3dfe61d11d49d (patch)
treeef4c4222939a231408d8245a6901bbd3bbaeaaf1 /src/southbridge/intel/lynxpoint/lpc.c
parent09e2f6e1ba10b5d75385541266117f2e6b6b975b (diff)
downloadcoreboot-b4905625eb863b0d3263ec3e2ea3dfe61d11d49d.tar.gz
coreboot-b4905625eb863b0d3263ec3e2ea3dfe61d11d49d.tar.bz2
coreboot-b4905625eb863b0d3263ec3e2ea3dfe61d11d49d.zip
soc,southbridge/intel: Avoid preprocessor with HAVE_SMI_HANDLER
Change-Id: Id375999adad71d95d4968398e90bc3c07f65ea83 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34254 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/lpc.c')
-rw-r--r--src/southbridge/intel/lynxpoint/lpc.c4
1 files changed, 1 insertions, 3 deletions
diff --git a/src/southbridge/intel/lynxpoint/lpc.c b/src/southbridge/intel/lynxpoint/lpc.c
index 4efb83e05ed3..84032cadd209 100644
--- a/src/southbridge/intel/lynxpoint/lpc.c
+++ b/src/southbridge/intel/lynxpoint/lpc.c
@@ -491,8 +491,7 @@ static void enable_lp_clock_gating(struct device *dev)
static void pch_set_acpi_mode(void)
{
-#if CONFIG(HAVE_SMI_HANDLER)
- if (!acpi_is_wakeup_s3()) {
+ if (CONFIG(HAVE_SMI_HANDLER) && !acpi_is_wakeup_s3()) {
#if ENABLE_ACPI_MODE_IN_COREBOOT
printk(BIOS_DEBUG, "Enabling ACPI via APMC:\n");
outb(APM_CNT_ACPI_ENABLE, APM_CNT);
@@ -503,7 +502,6 @@ static void pch_set_acpi_mode(void)
printk(BIOS_DEBUG, "done.\n");
#endif
}
-#endif /* CONFIG_HAVE_SMI_HANDLER */
}
static void pch_disable_smm_only_flashing(struct device *dev)