summaryrefslogtreecommitdiffstats
path: root/src/southbridge/ricoh
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2010-04-07 01:44:04 +0000
committerStefan Reinauer <stepan@openbios.org>2010-04-07 01:44:04 +0000
commitc51dc44bf2b76ac47b83ee76bee3357ce4b173de (patch)
treebd9810f58fb58e10e7a32e1e0299a7ba9ec7a3da /src/southbridge/ricoh
parent39162f7b47c9258980e08d05038d79d1ff925372 (diff)
downloadcoreboot-c51dc44bf2b76ac47b83ee76bee3357ce4b173de.tar.gz
coreboot-c51dc44bf2b76ac47b83ee76bee3357ce4b173de.tar.bz2
coreboot-c51dc44bf2b76ac47b83ee76bee3357ce4b173de.zip
"no warnings day"
last round for today. still warnings - help appreciated. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5363 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/ricoh')
-rw-r--r--src/southbridge/ricoh/rl5c476/rl5c476.c8
1 files changed, 3 insertions, 5 deletions
diff --git a/src/southbridge/ricoh/rl5c476/rl5c476.c b/src/southbridge/ricoh/rl5c476/rl5c476.c
index a9fcac6ab0a7..c276389bf75b 100644
--- a/src/southbridge/ricoh/rl5c476/rl5c476.c
+++ b/src/southbridge/ricoh/rl5c476/rl5c476.c
@@ -162,7 +162,7 @@ static void rl5c476_init(device_t dev)
*cptr = 0x41;
}
-void rl5c476_read_resources(device_t dev)
+static void rl5c476_read_resources(device_t dev)
{
struct resource *resource;
@@ -181,7 +181,7 @@ void rl5c476_read_resources(device_t dev)
cardbus_read_resources(dev);
}
-void rl5c476_set_resources(device_t dev)
+static void rl5c476_set_resources(device_t dev)
{
struct resource *resource;
printk(BIOS_DEBUG, "%s In set resources \n",dev_path(dev));
@@ -212,12 +212,10 @@ static const struct pci_driver ricoh_rl5c476_driver __pci_driver = {
.device = PCI_DEVICE_ID_RICOH_RL5C476,
};
-void southbridge_init(device_t dev)
+static void southbridge_init(device_t dev)
{
-
struct southbridge_ricoh_rl5c476_config *conf = dev->chip_info;
enable_cf_boot = conf->enable_cf;
-
}
struct chip_operations southbridge_ricoh_rl5c476_ops = {