summaryrefslogtreecommitdiffstats
path: root/src/southbridge
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-11-06 11:46:16 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2021-11-28 16:39:23 +0000
commit0cd50ae661ea4b22ae974fd5e33985425b1a72ef (patch)
tree0bf127e1baf3c8a4a06d478337602affaca09c2d /src/southbridge
parent6670c689343505c23cbe073da84028802e286ea3 (diff)
downloadcoreboot-0cd50ae661ea4b22ae974fd5e33985425b1a72ef.tar.gz
coreboot-0cd50ae661ea4b22ae974fd5e33985425b1a72ef.tar.bz2
coreboot-0cd50ae661ea4b22ae974fd5e33985425b1a72ef.zip
sb/amd/cimx/sb800: Fix PCI devices ASL
There was a duplicate PCI 0:14.4 device in ASL. Only keep one. Change-Id: I21af7bdf64ef8a2d31a3452b32bc4a18f8d2df98 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59180 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/amd/cimx/sb800/acpi/fch.asl18
1 files changed, 7 insertions, 11 deletions
diff --git a/src/southbridge/amd/cimx/sb800/acpi/fch.asl b/src/southbridge/amd/cimx/sb800/acpi/fch.asl
index 48247c7f1404..7cf8bb8a5921 100644
--- a/src/southbridge/amd/cimx/sb800/acpi/fch.asl
+++ b/src/southbridge/amd/cimx/sb800/acpi/fch.asl
@@ -35,16 +35,6 @@ Method(_PRT,0) {
#include "pcie.asl"
-/* PCI slot 1, 2, 3 */
-Device(PIBR) {
- Name(_ADR, 0x00140004)
- Name(_PRW, Package() {0x18, 4})
-
- Method(_PRT, 0) {
- Return (PCIB)
- }
-}
-
Device(STCR) {
Name(_ADR, 0x00110000)
#include "acpi/sata.asl"
@@ -60,8 +50,14 @@ Device(SBUS) {
#include "lpc.asl"
-Device(HPBR) {
+/* PCI bridge */
+Device(PIBR) {
Name(_ADR, 0x00140004)
+ Name(_PRW, Package() {0x18, 4})
+
+ Method(_PRT, 0) {
+ Return (PCIB)
+ }
} /* end HostPciBr */
Device(ACAD) {