summaryrefslogtreecommitdiffstats
path: root/src/southbridge
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2024-02-05 17:24:49 +0100
committerFelix Held <felix-coreboot@felixheld.de>2024-02-06 16:28:49 +0000
commit10942bfb21f7278fde225ce12dc6c99c29920917 (patch)
tree489bc457810897a29b213db42babc8f9b965e14e /src/southbridge
parentb5d244ccf2159f5dc580ab6faebbd13d8a9ebc1c (diff)
downloadcoreboot-10942bfb21f7278fde225ce12dc6c99c29920917.tar.gz
coreboot-10942bfb21f7278fde225ce12dc6c99c29920917.tar.bz2
coreboot-10942bfb21f7278fde225ce12dc6c99c29920917.zip
sb/intel/i82371eb/isa: make IOAPIC ID const
Since the local IOAPIC ID variable is initialized as 2 and never changed afterwards, so make it const to make this more obvious. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I1f19cc43b44a938758a43346f4fa75f8ed39ddea Reviewed-on: https://review.coreboot.org/c/coreboot/+/80349 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/i82371eb/isa.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82371eb/isa.c b/src/southbridge/intel/i82371eb/isa.c
index 7d86e8a7ab51..9d03de07d740 100644
--- a/src/southbridge/intel/i82371eb/isa.c
+++ b/src/southbridge/intel/i82371eb/isa.c
@@ -53,7 +53,7 @@ static void isa_init(struct device *dev)
*/
if (CONFIG(IOAPIC)) {
u16 reg16;
- u8 ioapic_id = 2;
+ const u8 ioapic_id = 2;
/* Enable IOAPIC. */
reg16 = pci_read_config16(dev, XBCS);