summaryrefslogtreecommitdiffstats
path: root/src/southbridge
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2021-12-30 03:10:26 +0100
committerFelix Singer <felixsinger@posteo.net>2021-12-31 08:56:44 +0000
commita64944f5b29170141ae8ccc82fb736fe230bfac9 (patch)
tree2b6d7558120435f216bd865fc1868e1bad90ff19 /src/southbridge
parent3d778c3aee1bad233859e1e3363f61470a6afa35 (diff)
downloadcoreboot-a64944f5b29170141ae8ccc82fb736fe230bfac9.tar.gz
coreboot-a64944f5b29170141ae8ccc82fb736fe230bfac9.tar.bz2
coreboot-a64944f5b29170141ae8ccc82fb736fe230bfac9.zip
sb/intel/i82801jx/acpi: Replace Add(a,b,c) with ASL 2.0 syntax
Replace `Add (a, b, c)` with `c = a + b`. Change-Id: I738a521a12363e0b6123e3d4e22721fb459925d1 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60513 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/i82801jx/acpi/lpc.asl6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/southbridge/intel/i82801jx/acpi/lpc.asl b/src/southbridge/intel/i82801jx/acpi/lpc.asl
index f90386da6cd3..b97b01094d28 100644
--- a/src/southbridge/intel/i82801jx/acpi/lpc.asl
+++ b/src/southbridge/intel/i82801jx/acpi/lpc.asl
@@ -73,15 +73,15 @@ Device (LPCB)
If (HPTE) {
CreateDWordField(BUF0, \_SB.PCI0.LPCB.HPET.FED0._BAS, HPT0)
If (Lequal(HPAS, 1)) {
- Add(CONFIG_HPET_ADDRESS, 0x1000, HPT0)
+ HPT0 = CONFIG_HPET_ADDRESS + 0x1000
}
If (Lequal(HPAS, 2)) {
- Add(CONFIG_HPET_ADDRESS, 0x2000, HPT0)
+ HPT0 = CONFIG_HPET_ADDRESS + 0x2000
}
If (Lequal(HPAS, 3)) {
- Add(CONFIG_HPET_ADDRESS, 0x3000, HPT0)
+ HPT0 = CONFIG_HPET_ADDRESS + 0x3000
}
}