summaryrefslogtreecommitdiffstats
path: root/src/southbridge
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2022-11-17 12:22:50 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-11-17 14:25:04 +0000
commitc12925465567a5ae42780ffdc4cdb45f91bb47b8 (patch)
tree875cdad34392f9aec4b6dbfc5496c69edd78b68a /src/southbridge
parent7c6dd796f26f8f23eb531cf13bd79d22cfad945a (diff)
downloadcoreboot-c12925465567a5ae42780ffdc4cdb45f91bb47b8.tar.gz
coreboot-c12925465567a5ae42780ffdc4cdb45f91bb47b8.tar.bz2
coreboot-c12925465567a5ae42780ffdc4cdb45f91bb47b8.zip
sb/intel/i82801dx/bootblock.c: Include "i82801dx.h"
Change-Id: I58ff31ab98c4310478cf3bbe8aecce4000ac8205 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69717 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Sean Rhodes <sean@starlabs.systems> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/i82801dx/bootblock.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801dx/bootblock.c b/src/southbridge/intel/i82801dx/bootblock.c
index c22eb3e3f641..cbc12dd95b1d 100644
--- a/src/southbridge/intel/i82801dx/bootblock.c
+++ b/src/southbridge/intel/i82801dx/bootblock.c
@@ -3,6 +3,8 @@
#include <arch/bootblock.h>
#include <device/pci_ops.h>
+#include "i82801dx.h"
+
void bootblock_early_southbridge_init(void)
{
/* Set FWH IDs for 2 MB flash part. */