summaryrefslogtreecommitdiffstats
path: root/src/superio/fintek/f71805f/f71805f.h
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2010-11-05 00:07:13 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2010-11-05 00:07:13 +0000
commit7d3418849de907b82e3a5cca9969d261553f61a0 (patch)
tree3d3be4679f4e77d29f213a203f7150dc1586e92c /src/superio/fintek/f71805f/f71805f.h
parente4870474b9026ad6b2ccabe59a8623e28722007f (diff)
downloadcoreboot-7d3418849de907b82e3a5cca9969d261553f61a0.tar.gz
coreboot-7d3418849de907b82e3a5cca9969d261553f61a0.tar.bz2
coreboot-7d3418849de907b82e3a5cca9969d261553f61a0.zip
Fintek and Intel i3100 Super I/O cleanups.
- Drop commented out "config chip.h" and a duplicate link to a datasheet. - F71805F -> F71805F/FG, to mention all variants. - Use u8/u16/ etc. everywhere. - Add a missing (C) line. - Fix up a bunch of pnp_dev_info[] structs according to the datasheets. - Fintek F71889: Drop res1/PNP_IO1 from KBC, there's no 0x62/0x63 register pair on this Super I/O. - Fintek F71863FG: This Super I/O _does_ have a keyboard/mouse LDN, add the respective code in superio.c. Also: Add missing LDNs to f71863fg.h. - i3100: Add some more comments and datasheet infos. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6020 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/superio/fintek/f71805f/f71805f.h')
-rw-r--r--src/superio/fintek/f71805f/f71805f.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/superio/fintek/f71805f/f71805f.h b/src/superio/fintek/f71805f/f71805f.h
index 587746093ebe..00e284ebb5ad 100644
--- a/src/superio/fintek/f71805f/f71805f.h
+++ b/src/superio/fintek/f71805f/f71805f.h
@@ -30,7 +30,7 @@
#define F71805F_FDC 0x00 /* Floppy */
#define F71805F_SP1 0x01 /* UART1 */
#define F71805F_SP2 0x02 /* UART2 */
-#define F71805F_PP 0x03 /* Parallel Port */
-#define F71805F_HWM 0x04 /* Hardware Monitor */
+#define F71805F_PP 0x03 /* Parallel port */
+#define F71805F_HWM 0x04 /* Hardware monitor */
#define F71805F_GPIO 0x06 /* General Purpose I/O (GPIO) */
#define F71805F_PME 0x0a /* Power Management Events (PME) */