diff options
author | Idwer Vollering <vidwer@gmail.com> | 2011-11-07 17:48:33 +0100 |
---|---|---|
committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2011-11-07 22:12:12 +0100 |
commit | 355092b7b843e081cf7d9f7dce488ad9ed85cbcf (patch) | |
tree | 5dec21dd58e1e23b9ebee2d993d7be7b602054fd /src/superio/winbond/w83627thg | |
parent | 3d1d6bb4ecb15a12f48f871c623882bee9c0c576 (diff) | |
download | coreboot-355092b7b843e081cf7d9f7dce488ad9ed85cbcf.tar.gz coreboot-355092b7b843e081cf7d9f7dce488ad9ed85cbcf.tar.bz2 coreboot-355092b7b843e081cf7d9f7dce488ad9ed85cbcf.zip |
Add code to set the clock speed for Winbond W83627THF/THG.
Change-Id: I984404dd1df50b3ba423ac610283b9bf8bca5a31
Signed-off-by: Idwer Vollering <vidwer@gmail.com>
Reviewed-on: http://review.coreboot.org/412
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/superio/winbond/w83627thg')
-rw-r--r-- | src/superio/winbond/w83627thg/early_serial.c | 11 | ||||
-rw-r--r-- | src/superio/winbond/w83627thg/w83627thg.h | 2 |
2 files changed, 13 insertions, 0 deletions
diff --git a/src/superio/winbond/w83627thg/early_serial.c b/src/superio/winbond/w83627thg/early_serial.c index 559e9827fcbb..b80e51409712 100644 --- a/src/superio/winbond/w83627thg/early_serial.c +++ b/src/superio/winbond/w83627thg/early_serial.c @@ -45,3 +45,14 @@ static void inline w83627thg_enable_serial(device_t dev, u16 iobase) pnp_set_enable(dev, 1); pnp_exit_ext_func_mode(dev); } + +#ifndef __ROMCC__ +void w83627thg_set_clksel_48(device_t dev) { + u8 reg8; + pnp_enter_ext_func_mode(dev); + reg8 = pnp_read_config(dev, 0x24); + reg8 |= (1 << 6); /* Set CLKSEL (clock input on pin 1) to 48MHz. */ + pnp_write_config(dev, 0x24, reg8); + pnp_exit_ext_func_mode(dev); +} +#endif diff --git a/src/superio/winbond/w83627thg/w83627thg.h b/src/superio/winbond/w83627thg/w83627thg.h index 73be5448890a..99ff565593c7 100644 --- a/src/superio/winbond/w83627thg/w83627thg.h +++ b/src/superio/winbond/w83627thg/w83627thg.h @@ -34,4 +34,6 @@ #define W83627THG_ACPI 10 #define W83627THG_HWM 11 /* Hardware monitor */ +void w83627thg_set_clksel_48(device_t dev); + #endif |