summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorDerek Huang <derekhuang@google.com>2022-10-21 10:39:36 +0000
committerMartin L Roth <gaumless@gmail.com>2022-10-22 22:27:51 +0000
commit3d2df35c6e1cafb71e1a93fb1ba61d88df37c48d (patch)
tree3ccdd611a6cbba42652247f7491db5354dab6600 /src
parentc9043411b38707be62d2a238cf4ee07eb4de1239 (diff)
downloadcoreboot-3d2df35c6e1cafb71e1a93fb1ba61d88df37c48d.tar.gz
coreboot-3d2df35c6e1cafb71e1a93fb1ba61d88df37c48d.tar.bz2
coreboot-3d2df35c6e1cafb71e1a93fb1ba61d88df37c48d.zip
mb/google/brya: Enable SaGv for brask variants
SaGv is enabled for all brya variants, so it should be harmless to enable it for brask variants to save some power. BUG=254374912 TEST=Build and boot to Chrome OS Signed-off-by: Derek Huang <derekhuang@google.com> Change-Id: Ib5d1e39b3f901606e2f1449e4ed40d53696562ed Reviewed-on: https://review.coreboot.org/c/coreboot/+/68646 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/brya/variants/brask/overridetree.cb2
-rw-r--r--src/mainboard/google/brya/variants/gaelin/overridetree.cb1
-rw-r--r--src/mainboard/google/brya/variants/kuldax/overridetree.cb2
-rw-r--r--src/mainboard/google/brya/variants/moli/overridetree.cb1
4 files changed, 6 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/brask/overridetree.cb b/src/mainboard/google/brya/variants/brask/overridetree.cb
index 88c73adce772..6c66d797c89f 100644
--- a/src/mainboard/google/brya/variants/brask/overridetree.cb
+++ b/src/mainboard/google/brya/variants/brask/overridetree.cb
@@ -6,6 +6,8 @@ fw_config
end
chip soc/intel/alderlake
+ register "sagv" = "SaGv_Enabled"
+
device domain 0 on
device ref dtt on
chip drivers/intel/dptf
diff --git a/src/mainboard/google/brya/variants/gaelin/overridetree.cb b/src/mainboard/google/brya/variants/gaelin/overridetree.cb
index 4f2c04a57af4..caa874b26b6e 100644
--- a/src/mainboard/google/brya/variants/gaelin/overridetree.cb
+++ b/src/mainboard/google/brya/variants/gaelin/overridetree.cb
@@ -1,4 +1,5 @@
chip soc/intel/alderlake
+ register "sagv" = "SaGv_Enabled"
device domain 0 on
end
diff --git a/src/mainboard/google/brya/variants/kuldax/overridetree.cb b/src/mainboard/google/brya/variants/kuldax/overridetree.cb
index 84712724f82c..fdf37d5b819d 100644
--- a/src/mainboard/google/brya/variants/kuldax/overridetree.cb
+++ b/src/mainboard/google/brya/variants/kuldax/overridetree.cb
@@ -6,6 +6,8 @@ fw_config
end
chip soc/intel/alderlake
+ register "sagv" = "SaGv_Enabled"
+
register "usb2_ports[1]" = "USB2_PORT_EMPTY" # Disable USB2 Port 1
register "usb2_ports[2]" = "USB2_PORT_EMPTY" # Disable USB2 Port 2
register "usb2_ports[4]" = "USB2_PORT_EMPTY" # Disable USB2 Port 4
diff --git a/src/mainboard/google/brya/variants/moli/overridetree.cb b/src/mainboard/google/brya/variants/moli/overridetree.cb
index 2d35e1411254..5612b6ef71fa 100644
--- a/src/mainboard/google/brya/variants/moli/overridetree.cb
+++ b/src/mainboard/google/brya/variants/moli/overridetree.cb
@@ -14,6 +14,7 @@ fw_config
end
end
chip soc/intel/alderlake
+ register "sagv" = "SaGv_Enabled"
# Enable HDMI2 in PortA, HDMI1 in PortB, HDMI/DP in Port2
register "ddi_ports_config" = "{
[DDI_PORT_A] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,