summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorKevin Chang <kevin.chang@lcfc.corp-partner.google.com>2021-01-18 15:12:58 +0800
committerPatrick Georgi <pgeorgi@google.com>2021-01-21 11:03:35 +0000
commit4ed4c2474b6e29207c8e00e969abf7ba63d2983d (patch)
tree8b4bcdc70b532363968155ebe465f9c5820e7744 /src
parentb35b823a59be50e26fc1eb90c25674a7f1cb0cad (diff)
downloadcoreboot-4ed4c2474b6e29207c8e00e969abf7ba63d2983d.tar.gz
coreboot-4ed4c2474b6e29207c8e00e969abf7ba63d2983d.tar.bz2
coreboot-4ed4c2474b6e29207c8e00e969abf7ba63d2983d.zip
mb/google/volteer/variant/lindar: Enable SA GV setting
Allow MRC training in SA GV. BUG=b:177779469 BRANCH=firmware-volteer-13672.B TEST=Built and booted into OS. Signed-off-by: Kevin Chang <kevin.chang@lcfc.corp-partner.google.com> Change-Id: Idc9f634135b489450f53f8cd28d80649309d0f70 Reviewed-on: https://review.coreboot.org/c/coreboot/+/49636 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/volteer/variants/lindar/overridetree.cb1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/google/volteer/variants/lindar/overridetree.cb b/src/mainboard/google/volteer/variants/lindar/overridetree.cb
index e094a19e742e..3140b85e462d 100644
--- a/src/mainboard/google/volteer/variants/lindar/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/lindar/overridetree.cb
@@ -13,7 +13,6 @@ chip soc/intel/tigerlake
register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC1)" # USB3/2 Type A port A0
- register "SaGv" = "SaGv_Disabled"
#+-------------------+---------------------------+
#| Field | Value |
#+-------------------+---------------------------+