diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2018-05-19 16:57:17 +0200 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2018-05-21 20:09:31 +0000 |
| commit | 674f9c451f3c4eefb082c537c4cebf766aad8f57 (patch) | |
| tree | 0998fe17662a34babcb71576c57e8ce2b2e4230e /src | |
| parent | d9edab5102fc953d2a6d606782519e16c0da6798 (diff) | |
| download | coreboot-674f9c451f3c4eefb082c537c4cebf766aad8f57.tar.gz coreboot-674f9c451f3c4eefb082c537c4cebf766aad8f57.tar.bz2 coreboot-674f9c451f3c4eefb082c537c4cebf766aad8f57.zip | |
sb/amd/cs5536: Get rid of device_t
Use of device_t has been abandoned in ramstage.
Change-Id: I995981fbaaf8c22889920a81faae631b3fd3b2ef
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26415
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src')
| -rw-r--r-- | src/southbridge/amd/cs5536/cs5536.c | 12 | ||||
| -rw-r--r-- | src/southbridge/amd/cs5536/pirq.c | 2 |
2 files changed, 7 insertions, 7 deletions
diff --git a/src/southbridge/amd/cs5536/cs5536.c b/src/southbridge/amd/cs5536/cs5536.c index 345752e0445f..5f20c1284333 100644 --- a/src/southbridge/amd/cs5536/cs5536.c +++ b/src/southbridge/amd/cs5536/cs5536.c @@ -260,7 +260,7 @@ static void uarts_init(struct southbridge_amd_cs5536_config *sb) msr_t msr; u16 addr = 0; u32 gpio_addr; - device_t dev; + struct device *dev; dev = dev_find_device(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_CS5536_ISA, 0); @@ -427,7 +427,7 @@ static void enable_USB_port4(struct southbridge_amd_cs5536_config *sb) { void *bar; msr_t msr; - device_t dev; + struct device *dev; dev = dev_find_device(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_CS5536_EHCI, 0); @@ -521,7 +521,7 @@ static void enable_USB_port4(struct southbridge_amd_cs5536_config *sb) ****************************************************************************/ void chipsetinit(void) { - device_t dev; + struct device *dev; msr_t msr; u32 msrnum; struct southbridge_amd_cs5536_config *sb; @@ -643,7 +643,7 @@ static void southbridge_init(struct device *dev) } } -static void cs5536_read_resources(device_t dev) +static void cs5536_read_resources(struct device *dev) { struct resource *res; @@ -667,7 +667,7 @@ static void southbridge_enable(struct device *dev) } -static int lsmbus_read_byte(device_t dev, u8 address) +static int lsmbus_read_byte(struct device *dev, u8 address) { u16 device; struct resource *res; @@ -684,7 +684,7 @@ static struct smbus_bus_operations lops_smbus_bus = { .read_byte = lsmbus_read_byte, }; -static void scan_lpc_smbus(device_t dev) +static void scan_lpc_smbus(struct device *dev) { /* FIXME. Do we have mixed LPC/SMBus device node here. */ scan_smbus(dev); diff --git a/src/southbridge/amd/cs5536/pirq.c b/src/southbridge/amd/cs5536/pirq.c index 466a2dc57e71..447d285f4b98 100644 --- a/src/southbridge/amd/cs5536/pirq.c +++ b/src/southbridge/amd/cs5536/pirq.c @@ -22,7 +22,7 @@ #if IS_ENABLED(CONFIG_PIRQ_ROUTE) && IS_ENABLED(CONFIG_GENERATE_PIRQ_TABLE) void pirq_assign_irqs(const unsigned char pIntAtoD[4]) { - device_t pdev; + struct device *pdev; pdev = dev_find_device(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_CS5536_ISA, 0); |