summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorKapil Porwal <kapilporwal@google.com>2022-08-25 10:15:46 +0000
committerSubrata Banik <subratabanik@google.com>2022-08-25 11:55:48 +0000
commit86808827625c3bd8848789ad46758d1b2040561c (patch)
treec34c8ef5c631b680aa330ac3e76f62300ba876a0 /src
parent35842669da6d4096378e3ef2c06d0468a4dc4e04 (diff)
downloadcoreboot-86808827625c3bd8848789ad46758d1b2040561c.tar.gz
coreboot-86808827625c3bd8848789ad46758d1b2040561c.tar.bz2
coreboot-86808827625c3bd8848789ad46758d1b2040561c.zip
soc/intel/mtl: Hook up ECT FSP UPD
Hook up ECT FSP UPD for Intel MeteorLake. BUG=b:243734885 TEST=Built and booted on Google Rex. Verified the UPD value in MRC log. Signed-off-by: Kapil Porwal <kapilporwal@google.com> Change-Id: Idc23717c3ce52e3635e2da41733058f912545e5f Reviewed-on: https://review.coreboot.org/c/coreboot/+/67051 Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Maulik Vaghela <maulikvaghela@google.com> Reviewed-by: Tarun Tuli <taruntuli@google.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/meteorlake/meminit.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/meteorlake/meminit.c b/src/soc/intel/meteorlake/meminit.c
index f2b7a090d59a..4fdbdb209c52 100644
--- a/src/soc/intel/meteorlake/meminit.c
+++ b/src/soc/intel/meteorlake/meminit.c
@@ -196,6 +196,7 @@ void memcfg_init(FSPM_UPD *memupd, const struct mb_cfg *mb_cfg,
bool dq_dqs_auto_detect = false;
FSP_M_CONFIG *mem_cfg = &memupd->FspmConfig;
+ mem_cfg->ECT = mb_cfg->ect;
mem_cfg->UserBd = mb_cfg->UserBd;
set_rcomp_config(mem_cfg, mb_cfg);