diff options
| author | Felix Held <felix-coreboot@felixheld.de> | 2021-03-03 19:03:37 +0100 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2021-03-04 19:55:56 +0000 |
| commit | 913dcf6482526095aabd4d8e920baa57598242a1 (patch) | |
| tree | 2db773c86b6e578e3e523713d84fe5cbf272c661 /src | |
| parent | 7f3f52d7c6551e5b218404dfb0f01a99ee62c043 (diff) | |
| download | coreboot-913dcf6482526095aabd4d8e920baa57598242a1.tar.gz coreboot-913dcf6482526095aabd4d8e920baa57598242a1.tar.bz2 coreboot-913dcf6482526095aabd4d8e920baa57598242a1.zip | |
soc/amd/cezanne/smihandler: implement S3 entry SMI handler
Since the support for the GSMI ELOG isn't implemented in the SMI handler
yet, the corresponding code isn't added to fch_slp_typ_handler in this
patch.
BUG=b:181766974
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: Ia27b2486dde1a373607ce895a975e873d9026ba1
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51234
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src')
| -rw-r--r-- | src/soc/amd/cezanne/smihandler.c | 24 |
1 files changed, 23 insertions, 1 deletions
diff --git a/src/soc/amd/cezanne/smihandler.c b/src/soc/amd/cezanne/smihandler.c index c3d2fbfc34af..14943d66c4ad 100644 --- a/src/soc/amd/cezanne/smihandler.c +++ b/src/soc/amd/cezanne/smihandler.c @@ -9,8 +9,11 @@ #include <arch/hlt.h> #include <arch/io.h> #include <console/console.h> +#include <cpu/x86/cache.h> #include <cpu/x86/smm.h> #include <soc/smi.h> +#include <soc/smu.h> +#include <soc/southbridge.h> #include <types.h> static void fch_apmc_smi_handler(void) @@ -34,8 +37,9 @@ static void fch_apmc_smi_handler(void) static void fch_slp_typ_handler(void) { + uint32_t pci_ctrl; uint16_t pm1cnt; - uint8_t slp_typ; + uint8_t slp_typ, rst_ctrl; /* Figure out SLP_TYP */ pm1cnt = acpi_read16(MMIO_ACPI_PM1_CNT_BLK); @@ -64,6 +68,24 @@ static void fch_slp_typ_handler(void) } if (slp_typ >= ACPI_S3) { + wbinvd(); + + clear_all_smi_status(); + + /* Do not send SMI before AcpiPm1CntBlkx00[SlpTyp] */ + pci_ctrl = pm_read32(PM_PCI_CTRL); + pci_ctrl &= ~FORCE_SLPSTATE_RETRY; + pm_write32(PM_PCI_CTRL, pci_ctrl); + + /* Enable SlpTyp */ + rst_ctrl = pm_read8(PM_RST_CTRL1); + rst_ctrl |= SLPTYPE_CONTROL_EN; + pm_write8(PM_RST_CTRL1, rst_ctrl); + + if (slp_typ == ACPI_S3) + psp_notify_sx_info(ACPI_S3); + + smu_sx_entry(); /* Leave SlpTypeEn clear, SMU will set */ printk(BIOS_ERR, "Error: System did not go to sleep\n"); hlt(); } |