summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-12-21 11:41:33 +0530
committerSubrata Banik <subratabanik@google.com>2022-12-22 08:20:21 +0000
commitad6c407927a2aa05cb7ecb47c833b230c227db36 (patch)
tree54a7c14a57590d078e9ccb19dfafad253caee179 /src
parent2585a999bb9ce17870523d52184fcaa298b2f806 (diff)
downloadcoreboot-ad6c407927a2aa05cb7ecb47c833b230c227db36.tar.gz
coreboot-ad6c407927a2aa05cb7ecb47c833b230c227db36.tar.bz2
coreboot-ad6c407927a2aa05cb7ecb47c833b230c227db36.zip
soc/intel/meteorlake: Disable L1 substates for PCIe compliance test mode
Disable L1 substates for PCIe compliance test mode in order to get continuous clock output. This patch is backported from commit 8c46232005767ecbdebb7290f15cacf2756c9586 (soc/intel/alderlake: Disable L1 substates for PCIe compliance test mode). Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I490a3e8158472fdd3bbc1aec74b2658b0fab56e8 Reviewed-on: https://review.coreboot.org/c/coreboot/+/71169 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kapil Porwal <kapilporwal@google.com> Reviewed-by: Ivy Jian <ivy.jian@quanta.corp-partner.google.com>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/meteorlake/fsp_params.c4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/soc/intel/meteorlake/fsp_params.c b/src/soc/intel/meteorlake/fsp_params.c
index a62402559104..ad6db109e45f 100644
--- a/src/soc/intel/meteorlake/fsp_params.c
+++ b/src/soc/intel/meteorlake/fsp_params.c
@@ -86,7 +86,9 @@ static const pci_devfn_t uart_dev[] = {
*/
static int get_l1_substate_control(enum L1_substates_control ctl)
{
- if ((ctl > L1_SS_L1_2) || (ctl == L1_SS_FSP_DEFAULT))
+ if (CONFIG(SOC_INTEL_COMPLIANCE_TEST_MODE))
+ ctl = L1_SS_DISABLED;
+ else if ((ctl > L1_SS_L1_2) || (ctl == L1_SS_FSP_DEFAULT))
ctl = L1_SS_L1_2;
return ctl - 1;
}