diff options
| author | Jakub Czapiga <jacz@semihalf.com> | 2023-01-11 11:50:33 +0100 |
|---|---|---|
| committer | Michał Żygowski <michal.zygowski@3mdeb.com> | 2023-01-11 14:02:31 +0000 |
| commit | b911c4896d8df3b550c12248476dfcfdda496dff (patch) | |
| tree | c40410a36c0b90b6ab635bf0e3fb98dcee16fe77 /src | |
| parent | 765e5df0dddbb12927dbcc8a8315ed4c99357984 (diff) | |
| download | coreboot-b911c4896d8df3b550c12248476dfcfdda496dff.tar.gz coreboot-b911c4896d8df3b550c12248476dfcfdda496dff.tar.bz2 coreboot-b911c4896d8df3b550c12248476dfcfdda496dff.zip | |
soc/intel/{alderlake,tigerlake}: Fix typo in gpio_defs.h
Alder Lake and Tiger Lake had unnecessary lower-case 'i' in GPP_C0_IRQ
define name.
Signed-off-by: Jakub Czapiga <jacz@semihalf.com>
Change-Id: Ida892b00e5a28544950cb9863d0ff2408a514576
Reviewed-on: https://review.coreboot.org/c/coreboot/+/71819
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Diffstat (limited to 'src')
| -rw-r--r-- | src/soc/intel/alderlake/include/soc/gpio_defs.h | 2 | ||||
| -rw-r--r-- | src/soc/intel/tigerlake/include/soc/gpio_defs.h | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/alderlake/include/soc/gpio_defs.h b/src/soc/intel/alderlake/include/soc/gpio_defs.h index de520c9884fc..a50aec9380cc 100644 --- a/src/soc/intel/alderlake/include/soc/gpio_defs.h +++ b/src/soc/intel/alderlake/include/soc/gpio_defs.h @@ -104,7 +104,7 @@ #define GPP_B23_IRQ 0x2F /* Group C */ -#define GPP_C0_iIRQ 0x6E +#define GPP_C0_IRQ 0x6E #define GPP_C1_IRQ 0x6F #define GPP_C2_IRQ 0x70 #define GPP_C3_IRQ 0x71 diff --git a/src/soc/intel/tigerlake/include/soc/gpio_defs.h b/src/soc/intel/tigerlake/include/soc/gpio_defs.h index fd6141e2effb..f58fb55c3c75 100644 --- a/src/soc/intel/tigerlake/include/soc/gpio_defs.h +++ b/src/soc/intel/tigerlake/include/soc/gpio_defs.h @@ -232,7 +232,7 @@ #define GPP_F23_IRQ 0x6D /* Group C */ -#define GPP_C0_iIRQ 0x6E +#define GPP_C0_IRQ 0x6E #define GPP_C1_IRQ 0x6F #define GPP_C2_IRQ 0x70 #define GPP_C3_IRQ 0x71 |